[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <CAA8EJprs02M05BPDP6Pb6htLKkH2nVG7o5MKu_1+_A3zeOnNcA@mail.gmail.com>
Date: Fri, 2 Sep 2022 14:11:17 +0300
From: Dmitry Baryshkov <dmitry.baryshkov@...aro.org>
To: Kalyan Thota <kalyant@....qualcomm.com>
Cc: "Kalyan Thota (QUIC)" <quic_kalyant@...cinc.com>,
"dianders@...omium.org" <dianders@...omium.org>,
"dri-devel@...ts.freedesktop.org" <dri-devel@...ts.freedesktop.org>,
"linux-arm-msm@...r.kernel.org" <linux-arm-msm@...r.kernel.org>,
"freedreno@...ts.freedesktop.org" <freedreno@...ts.freedesktop.org>,
"devicetree@...r.kernel.org" <devicetree@...r.kernel.org>,
"linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>,
"robdclark@...il.com" <robdclark@...il.com>,
"swboyd@...omium.org" <swboyd@...omium.org>,
"Vinod Polimera (QUIC)" <quic_vpolimer@...cinc.com>,
"Abhinav Kumar (QUIC)" <quic_abhinavk@...cinc.com>
Subject: Re: [v1] drm/msm/disp/dpu1: add support for hierarchical flush for
dspp in sc7280
On Fri, 2 Sept 2022 at 12:35, Kalyan Thota <kalyant@....qualcomm.com> wrote:
>
>
>
> >-----Original Message-----
> >From: Dmitry Baryshkov <dmitry.baryshkov@...aro.org>
> >Sent: Friday, August 26, 2022 5:02 PM
> >To: Kalyan Thota <kalyant@....qualcomm.com>; Kalyan Thota (QUIC)
> ><quic_kalyant@...cinc.com>; dianders@...omium.org
> >Cc: dri-devel@...ts.freedesktop.org; linux-arm-msm@...r.kernel.org;
> >freedreno@...ts.freedesktop.org; devicetree@...r.kernel.org; linux-
> >kernel@...r.kernel.org; robdclark@...il.com; swboyd@...omium.org; Vinod
> >Polimera (QUIC) <quic_vpolimer@...cinc.com>; Abhinav Kumar (QUIC)
> ><quic_abhinavk@...cinc.com>
> >Subject: Re: [v1] drm/msm/disp/dpu1: add support for hierarchical flush for dspp
> >in sc7280
Ugh. I'd kindly ask to fix your email client to behave like a normal one.
> >>>> @@ static void _setup_ctl_ops(struct dpu_hw_ctl_ops *ops,
> >>>> ops->setup_blendstage = dpu_hw_ctl_setup_blendstage;
> >>>> ops->get_bitmask_sspp = dpu_hw_ctl_get_bitmask_sspp;
> >>>> ops->get_bitmask_mixer = dpu_hw_ctl_get_bitmask_mixer;
> >>>> - ops->get_bitmask_dspp = dpu_hw_ctl_get_bitmask_dspp;
> >>>> + if (cap & BIT(DPU_CTL_HIERARCHICAL_FLUSH)) {
> >>>> + ops->get_bitmask_dspp =
> >>>> + dpu_hw_ctl_get_bitmask_dspp_v1;
> >>>
> >>> We have used _v1 for active CTLs. What is the relationship between
> >>> CTL_HIERARCHILCAL_FLUSH and active CTLs?
> >> Active CTL design replaces legacy CTL_MEM_SEL, CTL_OUT_SEL registers
> >> in grouping the resources such as WB, INTF, pingpong, DSC etc into the
> >> data path DSPP hierarchical flush will gives us a finer control on which post
> >processing blocks to be flushed as part of the composition ( like IGC, PCC, GC ..
> >etc ) These blocks are contained in DSPP package.
> >
> >So, I assume that hierarchical DSPP flush does not exist on non-active CTL SoCs.
> >Which supported SoCs do support the hierarchichal DSPP flush?
> >
> Dspp Sub-block flush is supported from the DPU 7-series, the only target in the catalogue is sc7280.
Ack, thanks.
--
With best wishes
Dmitry
Powered by blists - more mailing lists