| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-ID: <20220903014337.GA1728671@dragon>
Date: Sat, 3 Sep 2022 09:43:37 +0800
From: Shawn Guo <shawnguo@...nel.org>
To: Marcel Ziswiler <marcel@...wiler.com>
Cc: linux-arm-kernel@...ts.infradead.org,
Marcel Ziswiler <marcel.ziswiler@...adex.com>,
Krzysztof Kozlowski <krzysztof.kozlowski+dt@...aro.org>,
Pengutronix Kernel Team <kernel@...gutronix.de>,
Rob Herring <robh+dt@...nel.org>,
Sascha Hauer <s.hauer@...gutronix.de>,
Stefan Agner <stefan@...er.ch>, devicetree@...r.kernel.org,
linux-kernel@...r.kernel.org
Subject: Re: [PATCH v1] ARM: dts: vf610: ddr pinmux
On Fri, Aug 19, 2022 at 11:43:54AM +0200, Marcel Ziswiler wrote:
> From: Marcel Ziswiler <marcel.ziswiler@...adex.com>
>
> Add DDR pinmux which may be used in U-Boot after synchronising all
> them device trees (and includes) from Linux.
>
> Signed-off-by: Marcel Ziswiler <marcel.ziswiler@...adex.com>
>
> ---
>
> arch/arm/boot/dts/vf610-pinfunc.h | 52 ++++++++++++++++++++++++++++++-
> 1 file changed, 51 insertions(+), 1 deletion(-)
>
> diff --git a/arch/arm/boot/dts/vf610-pinfunc.h b/arch/arm/boot/dts/vf610-pinfunc.h
> index f1e5a7cf58a9..b7b7322a2d1b 100644
> --- a/arch/arm/boot/dts/vf610-pinfunc.h
> +++ b/arch/arm/boot/dts/vf610-pinfunc.h
> @@ -420,7 +420,7 @@
> #define VF610_PAD_PTD29__FTM3_CH2 0x104 0x000 ALT4 0x0
> #define VF610_PAD_PTD29__DSPI2_SIN 0x104 0x000 ALT5 0x0
> #define VF610_PAD_PTD29__DEBUG_OUT11 0x104 0x000 ALT7 0x0
> -#define VF610_PAD_PTD28__GPIO_66 0x108 0x000 ALT0 0x0
> +#define VF610_PAD_PTD28__GPIO_66 0x108 0x000 ALT0 0x0
I mentioned this white-space fix in the commit log.
Applied, thanks!
Shawn
> #define VF610_PAD_PTD28__FB_AD28 0x108 0x000 ALT1 0x0
> #define VF610_PAD_PTD28__NF_IO12 0x108 0x000 ALT2 0x0
> #define VF610_PAD_PTD28__I2C2_SCL 0x108 0x34C ALT3 0x1
> @@ -802,5 +802,55 @@
> #define VF610_PAD_PTE28__EWM_OUT 0x214 0x000 ALT7 0x0
> #define VF610_PAD_PTA7__GPIO_134 0x218 0x000 ALT0 0x0
> #define VF610_PAD_PTA7__VIU_PIX_CLK 0x218 0x3AC ALT1 0x1
> +#define VF610_PAD_DDR_RESETB 0x21c 0x000 ALT0 0x0
> +#define VF610_PAD_DDR_A15__DDR_A_15 0x220 0x000 ALT0 0x0
> +#define VF610_PAD_DDR_A14__DDR_A_14 0x224 0x000 ALT0 0x0
> +#define VF610_PAD_DDR_A13__DDR_A_13 0x228 0x000 ALT0 0x0
> +#define VF610_PAD_DDR_A12__DDR_A_12 0x22c 0x000 ALT0 0x0
> +#define VF610_PAD_DDR_A11__DDR_A_11 0x230 0x000 ALT0 0x0
> +#define VF610_PAD_DDR_A10__DDR_A_10 0x234 0x000 ALT0 0x0
> +#define VF610_PAD_DDR_A9__DDR_A_9 0x238 0x000 ALT0 0x0
> +#define VF610_PAD_DDR_A8__DDR_A_8 0x23c 0x000 ALT0 0x0
> +#define VF610_PAD_DDR_A7__DDR_A_7 0x240 0x000 ALT0 0x0
> +#define VF610_PAD_DDR_A6__DDR_A_6 0x244 0x000 ALT0 0x0
> +#define VF610_PAD_DDR_A5__DDR_A_5 0x248 0x000 ALT0 0x0
> +#define VF610_PAD_DDR_A4__DDR_A_4 0x24c 0x000 ALT0 0x0
> +#define VF610_PAD_DDR_A3__DDR_A_3 0x250 0x000 ALT0 0x0
> +#define VF610_PAD_DDR_A2__DDR_A_2 0x254 0x000 ALT0 0x0
> +#define VF610_PAD_DDR_A1__DDR_A_1 0x258 0x000 ALT0 0x0
> +#define VF610_PAD_DDR_A0__DDR_A_0 0x25c 0x000 ALT0 0x0
> +#define VF610_PAD_DDR_BA2__DDR_BA_2 0x260 0x000 ALT0 0x0
> +#define VF610_PAD_DDR_BA1__DDR_BA_1 0x264 0x000 ALT0 0x0
> +#define VF610_PAD_DDR_BA0__DDR_BA_0 0x268 0x000 ALT0 0x0
> +#define VF610_PAD_DDR_CAS__DDR_CAS_B 0x26c 0x000 ALT0 0x0
> +#define VF610_PAD_DDR_CKE__DDR_CKE_0 0x270 0x000 ALT0 0x0
> +#define VF610_PAD_DDR_CLK__DDR_CLK_0 0x274 0x000 ALT0 0x0
> +#define VF610_PAD_DDR_CS__DDR_CS_B_0 0x278 0x000 ALT0 0x0
> +#define VF610_PAD_DDR_D15__DDR_D_15 0x27c 0x000 ALT0 0x0
> +#define VF610_PAD_DDR_D14__DDR_D_14 0x280 0x000 ALT0 0x0
> +#define VF610_PAD_DDR_D13__DDR_D_13 0x284 0x000 ALT0 0x0
> +#define VF610_PAD_DDR_D12__DDR_D_12 0x288 0x000 ALT0 0x0
> +#define VF610_PAD_DDR_D11__DDR_D_11 0x28c 0x000 ALT0 0x0
> +#define VF610_PAD_DDR_D10__DDR_D_10 0x290 0x000 ALT0 0x0
> +#define VF610_PAD_DDR_D9__DDR_D_9 0x294 0x000 ALT0 0x0
> +#define VF610_PAD_DDR_D8__DDR_D_8 0x298 0x000 ALT0 0x0
> +#define VF610_PAD_DDR_D7__DDR_D_7 0x29c 0x000 ALT0 0x0
> +#define VF610_PAD_DDR_D6__DDR_D_6 0x2a0 0x000 ALT0 0x0
> +#define VF610_PAD_DDR_D5__DDR_D_5 0x2a4 0x000 ALT0 0x0
> +#define VF610_PAD_DDR_D4__DDR_D_4 0x2a8 0x000 ALT0 0x0
> +#define VF610_PAD_DDR_D3__DDR_D_3 0x2ac 0x000 ALT0 0x0
> +#define VF610_PAD_DDR_D2__DDR_D_2 0x2b0 0x000 ALT0 0x0
> +#define VF610_PAD_DDR_D1__DDR_D_1 0x2b4 0x000 ALT0 0x0
> +#define VF610_PAD_DDR_D0__DDR_D_0 0x2b8 0x000 ALT0 0x0
> +#define VF610_PAD_DDR_DQM1__DDR_DQM_1 0x2bc 0x000 ALT0 0x0
> +#define VF610_PAD_DDR_DQM0__DDR_DQM_0 0x2c0 0x000 ALT0 0x0
> +#define VF610_PAD_DDR_DQS1__DDR_DQS_1 0x2c4 0x000 ALT0 0x0
> +#define VF610_PAD_DDR_DQS0__DDR_DQS_0 0x2c8 0x000 ALT0 0x0
> +#define VF610_PAD_DDR_RAS__DDR_RAS_B 0x2cc 0x000 ALT0 0x0
> +#define VF610_PAD_DDR_WE__DDR_WE_B 0x2d0 0x000 ALT0 0x0
> +#define VF610_PAD_DDR_ODT1__DDR_ODT_0 0x2d4 0x000 ALT0 0x0
> +#define VF610_PAD_DDR_ODT0__DDR_ODT_1 0x2d8 0x000 ALT0 0x0
> +#define VF610_PAD_DDR_DDRBYTE1__DDR_DDRBYTE1 0x2dc 0x000 ALT0 0x0
> +#define VF610_PAD_DDR_DDRBYTE2__DDR_DDRBYTE2 0x2e0 0x000 ALT0 0x0
>
> #endif
> --
> 2.36.1
>
Powered by blists - more mailing lists