[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-ID: <20220906121525.3212705-1-conor.dooley@microchip.com>
Date: Tue, 6 Sep 2022 13:15:23 +0100
From: Conor Dooley <conor.dooley@...rochip.com>
To: Rob Herring <robh+dt@...nel.org>,
Krzysztof Kozlowski <krzysztof.kozlowski+dt@...aro.org>,
Paul Walmsley <paul.walmsley@...ive.com>,
Palmer Dabbelt <palmer@...belt.com>,
Albert Ou <aou@...s.berkeley.edu>,
Conor Dooley <conor.dooley@...rochip.com>,
"Daire McNamara" <daire.mcnamara@...rochip.com>
CC: <devicetree@...r.kernel.org>, <linux-riscv@...ts.infradead.org>,
<linux-kernel@...r.kernel.org>
Subject: [PATCH v1 0/3] Add a devicetree for the Aldec PolarFire SoC TySoM
Hey All,
On top of my other series adding the m100pfsevp and sevkit [0], here's
yet another development kit.. This time from Aldec.
The board has 32 GB of DDR but the DT I have access to only has a small
bit of that mapped.. until I know exactly what the mapping is, I will
not be applying this.
Thanks,
Conor.
0 - https://lore.kernel.org/all/20220901133403.3392291-1-conor.dooley@microchip.com/
Conor Dooley (3):
dt-bindings: vendor-prefixes: Add entry for Aldec
dt-bindings: riscv: microchip: document the Aldec TySoM
riscv: dts: microchip: add a devicetree for the Aldec TySoM
.../devicetree/bindings/riscv/microchip.yaml | 1 +
.../devicetree/bindings/vendor-prefixes.yaml | 2 +
arch/riscv/boot/dts/microchip/Makefile | 1 +
.../dts/microchip/mpfs-tysom-m-fabric.dtsi | 47 +++++
.../riscv/boot/dts/microchip/mpfs-tysom-m.dts | 168 ++++++++++++++++++
5 files changed, 219 insertions(+)
create mode 100644 arch/riscv/boot/dts/microchip/mpfs-tysom-m-fabric.dtsi
create mode 100644 arch/riscv/boot/dts/microchip/mpfs-tysom-m.dts
--
2.36.1
Powered by blists - more mailing lists