lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <3a91e743-2b8f-51b6-9ac1-adc3e7ec8cc4@collabora.com>
Date:   Wed, 14 Sep 2022 13:01:09 +0200
From:   AngeloGioacchino Del Regno 
        <angelogioacchino.delregno@...labora.com>
To:     matthias.bgg@...il.com
Cc:     robh+dt@...nel.org, krzysztof.kozlowski+dt@...aro.org,
        devicetree@...r.kernel.org, linux-arm-kernel@...ts.infradead.org,
        linux-mediatek@...ts.infradead.org, linux-kernel@...r.kernel.org
Subject: Re: [PATCH] arm64: dts: mediatek: mt6795: Add CPUX system timer node

Il 29/07/22 11:35, AngeloGioacchino Del Regno ha scritto:
> Add a node for mt6795-systimer: this is necessary to start the
> System Timer(s) for all cores, finally making CNTVCT_EL0 usable.
> 
> Signed-off-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@...labora.com>

Hello Matthias,

gentle ping for this one - this has no floating dependencies and it's
verified to work as expected.

Cheers,
Angelo

> ---
>   arch/arm64/boot/dts/mediatek/mt6795.dtsi | 8 ++++++++
>   1 file changed, 8 insertions(+)
> 
> diff --git a/arch/arm64/boot/dts/mediatek/mt6795.dtsi b/arch/arm64/boot/dts/mediatek/mt6795.dtsi
> index d4842b4a4eb7..46f0e54be766 100644
> --- a/arch/arm64/boot/dts/mediatek/mt6795.dtsi
> +++ b/arch/arm64/boot/dts/mediatek/mt6795.dtsi
> @@ -230,6 +230,14 @@ sysirq: intpol-controller@...00620 {
>   			reg = <0 0x10200620 0 0x20>;
>   		};
>   
> +		systimer: timer@...00670 {
> +			compatible = "mediatek,mt6795-systimer";
> +			reg = <0 0x10200670 0 0x10>;
> +			interrupts = <GIC_SPI 64 IRQ_TYPE_LEVEL_HIGH>;
> +			clocks = <&system_clk>;
> +			clock-names = "clk13m";
> +		};
> +
>   		gic: interrupt-controller@...21000 {
>   			compatible = "arm,gic-400";
>   			#interrupt-cells = <3>;


Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ