lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Wed, 14 Sep 2022 10:00:04 -0400 From: Alex Deucher <alexdeucher@...il.com> To: Jiapeng Chong <jiapeng.chong@...ux.alibaba.com> Cc: alexander.deucher@....com, airlied@...ux.ie, Xinhui.Pan@....com, Abaci Robot <abaci@...ux.alibaba.com>, linux-kernel@...r.kernel.org, dri-devel@...ts.freedesktop.org, amd-gfx@...ts.freedesktop.org, christian.koenig@....com Subject: Re: [PATCH 8/8] drm/amd/display: make optc32_phantom_crtc_post_enable, optc32_setup_manual_trigger and optc32_set_drr static Applied the series. Thanks! Alex On Wed, Sep 14, 2022 at 1:29 AM Jiapeng Chong <jiapeng.chong@...ux.alibaba.com> wrote: > > These three functions are not used outside the function > dcn32_optc.c, so the modification is defined as static. > > drivers/gpu/drm/amd/amdgpu/../display/dc/dcn32/dcn32_optc.c:159:6: warning: no previous prototype for function 'optc32_phantom_crtc_post_enable'. > drivers/gpu/drm/amd/amdgpu/../display/dc/dcn32/dcn32_optc.c:218:6: warning: no previous prototype for ‘optc32_set_drr’. > drivers/gpu/drm/amd/amdgpu/../display/dc/dcn32/dcn32_optc.c:193:6: warning: no previous prototype for ‘optc32_setup_manual_trigger’. > > Link: https://bugzilla.openanolis.cn/show_bug.cgi?id=2140 > Reported-by: Abaci Robot <abaci@...ux.alibaba.com> > Signed-off-by: Jiapeng Chong <jiapeng.chong@...ux.alibaba.com> > --- > drivers/gpu/drm/amd/display/dc/dcn32/dcn32_optc.c | 6 +++--- > 1 file changed, 3 insertions(+), 3 deletions(-) > > diff --git a/drivers/gpu/drm/amd/display/dc/dcn32/dcn32_optc.c b/drivers/gpu/drm/amd/display/dc/dcn32/dcn32_optc.c > index 1fad7b48bd5b..ec3989d37086 100644 > --- a/drivers/gpu/drm/amd/display/dc/dcn32/dcn32_optc.c > +++ b/drivers/gpu/drm/amd/display/dc/dcn32/dcn32_optc.c > @@ -156,7 +156,7 @@ static bool optc32_disable_crtc(struct timing_generator *optc) > return true; > } > > -void optc32_phantom_crtc_post_enable(struct timing_generator *optc) > +static void optc32_phantom_crtc_post_enable(struct timing_generator *optc) > { > struct optc *optc1 = DCN10TG_FROM_TG(optc); > > @@ -190,7 +190,7 @@ static void optc32_set_odm_bypass(struct timing_generator *optc, > optc1->opp_count = 1; > } > > -void optc32_setup_manual_trigger(struct timing_generator *optc) > +static void optc32_setup_manual_trigger(struct timing_generator *optc) > { > struct optc *optc1 = DCN10TG_FROM_TG(optc); > struct dc *dc = optc->ctx->dc; > @@ -215,7 +215,7 @@ void optc32_setup_manual_trigger(struct timing_generator *optc) > } > } > > -void optc32_set_drr( > +static void optc32_set_drr( > struct timing_generator *optc, > const struct drr_params *params) > { > -- > 2.20.1.7.g153144c >
Powered by blists - more mailing lists