[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-Id: <20220919062523.3438951-1-baolu.lu@linux.intel.com>
Date: Mon, 19 Sep 2022 14:25:21 +0800
From: Lu Baolu <baolu.lu@...ux.intel.com>
To: iommu@...ts.linux.dev
Cc: Joerg Roedel <joro@...tes.org>, Will Deacon <will@...nel.org>,
Robin Murphy <robin.murphy@....com>,
Kevin Tian <kevin.tian@...el.com>,
Jacob Pan <jacob.jun.pan@...ux.intel.com>,
linux-kernel@...r.kernel.org, Lu Baolu <baolu.lu@...ux.intel.com>
Subject: [PATCH 0/2] iommu/vt-d: Add ESRTPS & ESIRTPS check
Hi folks,
Some VT-d hardware implementations invalidates all DMA remapping
or interrupt remapping hardware translation caches as part of SRTP or
SIRTPS flow. The VT-d spec introduced two capability bits for these
hardware behaviors. This series fine tuned the VT-d driver to avoid
unnecessary global cache validations.
Best regards,
baolu
Lu Baolu (2):
iommu/vt-d: Avoid unnecessary global IRTE cache invalidation
iommu/vt-d: Avoid unnecessary global DMA cache invalidation
drivers/iommu/intel/iommu.h | 2 ++
drivers/iommu/intel/iommu.c | 7 +++++++
drivers/iommu/intel/irq_remapping.c | 3 ++-
3 files changed, 11 insertions(+), 1 deletion(-)
--
2.34.1
Powered by blists - more mailing lists