[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-ID: <20220919104816.4075019-1-piyush.mehta@amd.com>
Date: Mon, 19 Sep 2022 16:18:14 +0530
From: Piyush Mehta <piyush.mehta@....com>
To: <gregkh@...uxfoundation.org>, <robh+dt@...nel.org>,
<krzysztof.kozlowski+dt@...aro.org>, <balbi@...nel.org>,
<linux-usb@...r.kernel.org>
CC: <devicetree@...r.kernel.org>, <linux-kernel@...r.kernel.org>,
<git@....com>, <michal.simek@....com>,
<siva.durga.prasad.paladugu@....com>,
Piyush Mehta <piyush.mehta@....com>
Subject: [PATCH V2 0/2] usb: dwc3: core: Enable GUCTL1 bit 10 for fixing crc error after resume
This patch of the series does the following:
- Add a new DT "snps,resume-hs-terminations" quirk
- Enable GUCTL1 bit 10 for fixing crc error after resume bug
- When this bit is set to '1', the ULPI opmode will be changed to 'normal'
along with HS terminations, and term/xcvr select signals after EOR.
This option is to support certain legacy ULPI PHYs.
---
Changes in V2:
- Addressed Krzysztof Kozlowski review comments
- Update the quirk name and No underscores in properties.
- Modified the quirk description.
Link: https://lore.kernel.org/all/e15168ac-b5a1-0c15-cfb3-34fb518e737f@linaro.org/
---
Piyush Mehta (2):
dt-bindings: usb: snps,dwc3: Add 'snps,resume-hs-terminations' quirk
usb: dwc3: core: Enable GUCTL1 bit 10 for fixing termination error
after resume bug
.../devicetree/bindings/usb/snps,dwc3.yaml | 7 +++++++
drivers/usb/dwc3/core.c | 17 +++++++++++++++++
drivers/usb/dwc3/core.h | 4 ++++
3 files changed, 28 insertions(+)
--
2.25.1
Powered by blists - more mailing lists