lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Wed, 21 Sep 2022 11:25:50 +0200 From: Martin Tůma <tumic@...see.org> To: lizhi.hou@....com Cc: dmaengine@...r.kernel.org, linux-i2c@...r.kernel.org, linux-kernel@...r.kernel.org, linux-media@...r.kernel.org, martin.tuma@...iteqautomotive.com, mchehab@...nel.org, michal.simek@...inx.com, tumic@...see.org, vkoul@...nel.org Subject: Re: [PATCH v2 2/3] Added Xilinx XDMA IP core driver > Currently, the V3 patch series does not support register user logic > interrupt yet. This is a showstopper for almost every XDMA based PCIe card. As the driver "consumes" the whole register space (including the user IRQs enable/disable registers), there is AFAIK no way how to enable the user IRQs when this driver is loaded. > Could you convert your driver to use this? Not without the user IRQs. M.
Powered by blists - more mailing lists