linux-kernel - Re: [PATCH V1 1/2] PCI: Add PCI_PTM_CAP

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID: <CAPOBaE63bAnzEzz+xkSN-J1sGxBgv4-tnJO-AjxsxPDzZcaViA@mail.gmail.com>
Date:   Fri, 23 Sep 2022 14:37:07 -0700
From:   Han Jingoo <jingoohan1@...il.com>
To:     Vidya Sagar <vidyas@...dia.com>
Cc:     gustavo.pimentel@...opsys.com, lpieralisi@...nel.org,
        robh@...nel.org, kw@...ux.com, bhelgaas@...gle.com,
        linux-pci@...r.kernel.org, linux-kernel@...r.kernel.org,
        kthota@...dia.com, mmaddireddy@...dia.com, sagar.tv@...il.com
Subject: Re: [PATCH V1 1/2] PCI: Add PCI_PTM_CAP_RES macro

On Mon, Sep 19, 2022 Vidya Sagar <vidyas@...dia.com> wrote:
>
> Add macro defining Responder capable bit in Precision Time Measurement
> capability register.
>
> Signed-off-by: Vidya Sagar <vidyas@...dia.com>

Reviewed-by: Jingoo Han <jingoohan1@...il.com>

Best regards,
Jingoo Han

> ---
>  include/uapi/linux/pci_regs.h | 1 +
>  1 file changed, 1 insertion(+)
>
> diff --git a/include/uapi/linux/pci_regs.h b/include/uapi/linux/pci_regs.h
> index 57b8e2ffb1dd..1c3591c8e09e 100644
> --- a/include/uapi/linux/pci_regs.h
> +++ b/include/uapi/linux/pci_regs.h
> @@ -1058,6 +1058,7 @@
>  /* Precision Time Measurement */
>  #define PCI_PTM_CAP                    0x04        /* PTM Capability */
>  #define  PCI_PTM_CAP_REQ               0x00000001  /* Requester capable */
> +#define  PCI_PTM_CAP_RES               0x00000002  /* Responder capable */
>  #define  PCI_PTM_CAP_ROOT              0x00000004  /* Root capable */
>  #define  PCI_PTM_GRANULARITY_MASK      0x0000FF00  /* Clock granularity */
>  #define PCI_PTM_CTRL                   0x08        /* PTM Control */
> --
> 2.17.1
>