[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-Id: <20220928153331.3757388-1-kan.liang@linux.intel.com>
Date: Wed, 28 Sep 2022 08:33:28 -0700
From: kan.liang@...ux.intel.com
To: peterz@...radead.org, mingo@...hat.com,
linux-kernel@...r.kernel.org
Cc: Kan Liang <kan.liang@...ux.intel.com>
Subject: [PATCH V2 1/4] perf/x86: Add new Raptor Lake S support
From: Kan Liang <kan.liang@...ux.intel.com>
>From PMU's perspective, the new Raptor Lake S is the same as the other
of hybrid {ALDER,RAPTOP}LAKE.
Signed-off-by: Kan Liang <kan.liang@...ux.intel.com>
---
Changes since V1:
- Rebase on top of tip master branch
9286a39427d5 ("Merge branch into tip/master: 'perf/core'")
arch/x86/events/intel/core.c | 1 +
1 file changed, 1 insertion(+)
diff --git a/arch/x86/events/intel/core.c b/arch/x86/events/intel/core.c
index 5b26f902899b..a646a5f9a235 100644
--- a/arch/x86/events/intel/core.c
+++ b/arch/x86/events/intel/core.c
@@ -6382,6 +6382,7 @@ __init int intel_pmu_init(void)
case INTEL_FAM6_ALDERLAKE_L:
case INTEL_FAM6_RAPTORLAKE:
case INTEL_FAM6_RAPTORLAKE_P:
+ case INTEL_FAM6_RAPTORLAKE_S:
/*
* Alder Lake has 2 types of CPU, core and atom.
*
--
2.35.1
Powered by blists - more mailing lists