[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-Id: <20220928234259.9E92FC433C1@smtp.kernel.org>
Date: Wed, 28 Sep 2022 16:42:56 -0700
From: Stephen Boyd <sboyd@...nel.org>
To: Jernej Skrabec <jernej.skrabec@...il.com>, samuel@...lland.org,
wens@...e.org
Cc: mturquette@...libre.com, r.stratiienko@...il.com,
linux-clk@...r.kernel.org, linux-arm-kernel@...ts.infradead.org,
linux-sunxi@...ts.linux.dev, linux-kernel@...r.kernel.org,
Jernej Skrabec <jernej.skrabec@...il.com>
Subject: Re: [PATCH] clk: sunxi-ng: h6: Fix default PLL GPU rate
Quoting Jernej Skrabec (2022-09-28 13:01:22)
> In commit 4167ac8a657e ("clk: sunxi-ng: sun50i: h6: Modify GPU clock
> configuration to support DFS") divider M0 was forced to be 1 in order to
> support DFS. However, that left N as it is, at high value of 36. On
> boards without devfreq enabled (all of them in kernel 6.0), this
> effectively sets GPU frequency to 864 MHz. This is about 100 MHz above
> maximum supported frequency.
>
> In order to fix this, let's set N to 18 (register value 17). That way
> default frequency of 432 MHz is preserved.
>
> Fixes: 4167ac8a657e ("clk: sunxi-ng: sun50i: h6: Modify GPU clock configuration to support DFS")
> Signed-off-by: Jernej Skrabec <jernej.skrabec@...il.com>
> ---
Applied to clk-fixes
Powered by blists - more mailing lists