[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-Id: <20220929001815.D2F72C433B5@smtp.kernel.org>
Date: Wed, 28 Sep 2022 17:18:12 -0700
From: Stephen Boyd <sboyd@...nel.org>
To: Rahul Tanwar <rtanwar@...linear.com>, linux-clk@...r.kernel.org,
mturquette@...libre.com
Cc: linux-kernel@...r.kernel.org, linux-lgm-soc@...linear.com,
Rahul Tanwar <rtanwar@...linear.com>
Subject: Re: [PATCH RESEND v2 5/5] clk: mxl: Add a missing flag to allow parent clock rate change
Quoting Rahul Tanwar (2022-09-21 23:24:28)
> One of the clock entry "dcl" clk's rate can only be changed by
> changing its parent's clock rate. But it was missing to have
> CLK_SET_RATE_PARENT flag as enabled.
>
> Add/enable CLK_SET_RATE_PARENT flag for dcl clk in order to
> allow its clk rate to be changed via its parent's clk.
>
> Signed-off-by: Rahul Tanwar <rtanwar@...linear.com>
> ---
Any Fixes tag?
Powered by blists - more mailing lists