lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Date:   Fri, 30 Sep 2022 14:13:39 -0700
From:   Stephen Boyd <sboyd@...nel.org>
To:     Linus Torvalds <torvalds@...ux-foundation.org>
Cc:     Michael Turquette <mturquette@...libre.com>,
        linux-clk@...r.kernel.org, linux-kernel@...r.kernel.org
Subject: [GIT PULL] clk fixes for v6.0-rc7

The following changes since commit abb5f3f4b1f5f0ad50eb067a00051d3587dec9fb:

  Revert "clk: core: Honor CLK_OPS_PARENT_ENABLE for clk gate ops" (2022-08-31 12:06:46 -0700)

are available in the Git repository at:

  https://git.kernel.org/pub/scm/linux/kernel/git/clk/linux.git tags/clk-fixes-for-linus

for you to fetch changes up to daaa2fbe678efdaced53d1c635f4d326751addf8:

  clk: imx93: drop of_match_ptr (2022-09-28 18:37:36 -0700)

----------------------------------------------------------------
Here's the last batch of clk driver fixes for this release. These
patches fix serious problems, for example, i.MX has an issue where
changing the NAND clk frequency hangs the system. On Allwinner H6 the
GPU is being overclocked which could lead to long term hardware damage.
And finally on some Broadcom SoCs the serial console stopped working
because the clk tree hierarchy description got broken by an inadvertant
DT node name change. That's fixed by using 'clock-output-names' to
generate a stable and unique name for clks so the framework can properly
link things up.

There's also a couple build fixes in here. One to fix CONFIG_OF=n builds
and one to avoid an array out of bounds bug that happens during clk
registration on microchip. I hope that KASAN would have found that OOB
problem, but probably KASAN wasn't attempted. Instead LLVM/clang
compilation caused an oops, while GCC didn't.

----------------------------------------------------------------
Aidan MacDonald (1):
      clk: ingenic-tcu: Properly enable registers before accessing timers

Conor Dooley (2):
      clk: microchip: mpfs: fix clk_cfg array bounds violation
      clk: microchip: mpfs: make the rtc's ahb clock critical

Florian Fainelli (1):
      clk: iproc: Do not rely on node name for correct PLL setup

Han Xu (1):
      clk: imx: imx6sx: remove the SET_RATE_PARENT flag for QSPI clocks

Jernej Skrabec (1):
      clk: sunxi-ng: h6: Fix default PLL GPU rate

Peng Fan (1):
      clk: imx93: drop of_match_ptr

Stephen Boyd (1):
      Merge tag 'clk-microchip-fixes-6.0' of https://git.kernel.org/pub/scm/linux/kernel/git/at91/linux into clk-fixes

 drivers/clk/bcm/clk-iproc-pll.c      | 12 ++++++++----
 drivers/clk/imx/clk-imx6sx.c         |  4 ++--
 drivers/clk/imx/clk-imx93.c          |  2 +-
 drivers/clk/ingenic/tcu.c            | 15 +++++----------
 drivers/clk/microchip/clk-mpfs.c     | 11 +++++++++--
 drivers/clk/sunxi-ng/ccu-sun50i-h6.c |  8 ++++++--
 6 files changed, 31 insertions(+), 21 deletions(-)

-- 
https://git.kernel.org/pub/scm/linux/kernel/git/clk/linux.git/
https://git.kernel.org/pub/scm/linux/kernel/git/sboyd/spmi.git

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ