[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20221005131840.GA3256371-robh@kernel.org>
Date: Wed, 5 Oct 2022 08:18:40 -0500
From: Rob Herring <robh@...nel.org>
To: Neal Liu <neal_liu@...eedtech.com>
Cc: Herbert Xu <herbert@...dor.apana.org.au>,
"David S . Miller" <davem@...emloft.net>,
Joel Stanley <joel@....id.au>,
Andrew Jeffery <andrew@...id.au>,
Krzysztof Kozlowski <krzysztof.kozlowski+dt@...aro.org>,
"Chia-Wei Wang --cc=linux-kernel @ vger . kernel . org"
<chiawei_wang@...eedtech.com>, linux-crypto@...r.kernel.org,
linux-aspeed@...ts.ozlabs.org,
linux-arm-kernel@...ts.infradead.org, devicetree@...r.kernel.org,
linux-kernel@...r.kernel.org
Subject: Re: [PATCH v2 4/4] dt-bindings: bus: add documentation for Aspeed
AHBC
On Tue, Oct 04, 2022 at 11:28:41AM +0800, Neal Liu wrote:
> Add device tree binding documentation for the Aspeed
> Advanced High-Performance Bus (AHB) Controller.
>
> Signed-off-by: Neal Liu <neal_liu@...eedtech.com>
> ---
> .../bindings/bus/aspeed,ast2600-ahbc.yaml | 46 +++++++++++++++++++
> 1 file changed, 46 insertions(+)
> create mode 100644 Documentation/devicetree/bindings/bus/aspeed,ast2600-ahbc.yaml
>
> diff --git a/Documentation/devicetree/bindings/bus/aspeed,ast2600-ahbc.yaml b/Documentation/devicetree/bindings/bus/aspeed,ast2600-ahbc.yaml
> new file mode 100644
> index 000000000000..c42a350d30a1
> --- /dev/null
> +++ b/Documentation/devicetree/bindings/bus/aspeed,ast2600-ahbc.yaml
> @@ -0,0 +1,46 @@
> +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
> +%YAML 1.2
> +---
> +$id: http://devicetree.org/schemas/bus/aspeed,ast2600-ahbc.yaml#
> +$schema: http://devicetree.org/meta-schemas/core.yaml#
> +
> +title: ASPEED Advanced High-Performance Bus Controller (AHBC) Device Tree Bindings
> +
> +maintainers:
> + - Neal Liu <neal_liu@...eedtech.com>
> + - Chia-Wei Wang <chiawei_wang@...eedtech.com>
> +
> +description: |
> + Advanced High-performance Bus Controller (AHBC) supports plenty of mechanisms
> + including a priority arbiter, an address decoder and a data multiplexer
> + to control the overall operations of Advanced High-performance
> + Bus (AHB). AHB is the main system bus for ARM CPU to communicate with the
> + related peripherals.
> +
> +properties:
> + compatible:
> + enum:
> + - aspeed,ast2600-ahbc
> +
> + reg:
> + maxItems: 1
> +
> +required:
> + - compatible
> + - reg
> +
> +additionalProperties: false
> +
> +examples:
> + - |
> + bus {
> + compatible = "simple-bus";
> + #address-cells = <1>;
> + #size-cells = <1>;
> + ranges;
> +
> + ahbc: bus@...00000 {
> + compatible = "aspeed,ast2600-ahbc";
> + reg = <0x1e600000 0x100>;
Devices on the AHB bus should be child nodes here. Unless this is just
for device master interface to memory, but that's not what the
description says.
Rob
Powered by blists - more mailing lists