linux-kernel - Re: [PATCH v3] xhci-pci: Set runtime PM as default policy on all xHC 1.2 or later devices

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite for Android: free password hash cracker in your pocket

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Date:   Tue, 11 Oct 2022 08:11:14 +0300
From:   Mika Westerberg <mika.westerberg@...ux.intel.com>
To:     Mario Limonciello <mario.limonciello@....com>
Cc:     Mathias Nyman <mathias.nyman@...el.com>,
        Mehta Sanju <Sanju.Mehta@....com>,
        Mathias Nyman <mathias.nyman@...ux.intel.com>,
        Greg Kroah-Hartman <gregkh@...uxfoundation.org>,
        linux-usb@...r.kernel.org, linux-kernel@...r.kernel.org
Subject: Re: [PATCH v3] xhci-pci: Set runtime PM as default policy on all xHC
 1.2 or later devices

On Mon, Oct 10, 2022 at 11:00:21AM -0500, Mario Limonciello wrote:
> For optimal power consumption of USB4 routers the XHCI PCIe endpoint
> used for tunneling must be in D3.  Historically this is accomplished
> by a long list of PCIe IDs that correspond to these endpoints because
> the xhci_hcd driver will not default to allowing runtime PM for all
> devices.
> 
> As both AMD and Intel have released new products with new XHCI controllers
> this list continues to grow. In reviewing the XHCI specification v1.2 on
> page 607 there is already a requirement that the PCI power management
> states D3hot and D3cold must be supported.
> 
> In the quirk list, use this to indicate that runtime PM should be allowed
> on XHCI controllers. The following controllers are known to be xHC 1.2 and
> dropped explicitly:
> * AMD Yellow Carp
> * Intel Alder Lake
> * Intel Meteor Lake
> * Intel Raptor Lake
> 
> Suggested-by: Mathias Nyman <mathias.nyman@...ux.intel.com>
> Link: https://www.intel.com/content/dam/www/public/us/en/documents/technical-specifications/extensible-host-controler-interface-usb-xhci.pdf
> Signed-off-by: Mario Limonciello <mario.limonciello@....com>

Reviewed-by: Mika Westerberg <mika.westerberg@...ux.intel.com>