[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <4820619.CvnuH1ECHv@phil>
Date: Tue, 11 Oct 2022 09:59:50 +0200
From: Heiko Stuebner <heiko@...ech.de>
To: Palmer Dabbelt <palmer@...belt.com>,
Paul Walmsley <paul.walmsley@...ive.com>,
linux-riscv@...ts.infradead.org
Cc: Anup Patel <apatel@...tanamicro.com>,
Arnd Bergmann <arnd@...db.de>,
Anup Patel <anup@...infault.org>, linux-kernel@...r.kernel.org,
Heinrich Schuchardt <heinrich.schuchardt@...onical.com>,
Atish Patra <atishp@...shpatra.org>,
linux-riscv@...ts.infradead.org,
Nikita Shubin <n.shubin@...ro.com>,
Anup Patel <apatel@...tanamicro.com>
Subject: Re: [PATCH v2] RISC-V: Add mvendorid, marchid, and mimpid to /proc/cpuinfo output
Am Mittwoch, 27. Juli 2022, 06:38:29 CEST schrieb Anup Patel:
> Identifying the underlying RISC-V implementation can be important
> for some of the user space applications. For example, the perf tool
> uses arch specific CPU implementation id (i.e. CPUID) to select a
> JSON file describing custom perf events on a CPU.
>
> Currently, there is no way to identify RISC-V implementation so we
> add mvendorid, marchid, and mimpid to /proc/cpuinfo output.
>
> Signed-off-by: Anup Patel <apatel@...tanamicro.com>
> Reviewed-by: Heinrich Schuchardt <heinrich.schuchardt@...onical.com>
> Tested-by: Nikita Shubin <n.shubin@...ro.com>
Reviewed-by: Heiko Stuebner <heiko@...ech.de>
[on Qemu and Allwinner D1]
Tested-by: Heiko Stuebner <heiko@...ech.de>
Powered by blists - more mailing lists