lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Message-Id: <166569033634.14806.7775220553152326118.b4-ty@rivosinc.com> Date: Thu, 13 Oct 2022 12:45:36 -0700 From: Palmer Dabbelt <palmer@...osinc.com> To: bp@...en8.de, linux-riscv@...ts.infradead.org, aou@...s.berkeley.edu, linux-kernel@...r.kernel.org, krzysztof.kozlowski+dt@...aro.org, Palmer Dabbelt <palmer@...belt.com>, greentime.hu@...ive.com, Zong Li <zong.li@...ive.com>, devicetree@...r.kernel.org, Conor Dooley <conor.dooley@...rochip.com>, robh+dt@...nel.org, Paul Walmsley <paul.walmsley@...ive.com>, linux-edac@...r.kernel.org, ben.dooks@...ive.com Subject: Re: [PATCH v5 0/7] Use composable cache instead of L2 cache On Tue, 13 Sep 2022 06:18:10 +0000, Zong Li wrote: > Since composable cache may be L3 cache if private L2 cache exists, we > should use its original name "composable cache" to prevent confusion. > > This patchset contains the modification which is related to ccache, such > as DT binding and EDAC driver. > > The DT binding is based on top of Conor's patch, it has got ready for > merging, and it looks that it would be taken into the next few 6.0-rc > version. If there is any change, the next version of this series will be > posted as well. > https://lore.kernel.org/linux-riscv/20220825180417.1259360-2-mail@conchuod.ie/ > > [...] Applied, thanks! [1/7] dt-bindings: sifive-ccache: change Sifive L2 cache to Composable cache https://git.kernel.org/palmer/c/44dce4b084f8 [2/7] soc: sifive: ccache: Rename SiFive L2 cache to Composable cache. https://git.kernel.org/palmer/c/ca120a79cf5a [3/7] soc: sifive: ccache: determine the cache level from dts https://git.kernel.org/palmer/c/95f196f3212b [4/7] soc: sifive: ccache: reduce printing on init https://git.kernel.org/palmer/c/3fb787e5bad5 [5/7] soc: sifive: ccache: use pr_fmt() to remove CCACHE: prefixes https://git.kernel.org/palmer/c/696ab9bda22a [6/7] soc: sifive: ccache: define the macro for the register shifts https://git.kernel.org/palmer/c/afc7a5834f0d [7/7] riscv: Add cache information in AUX vector https://git.kernel.org/palmer/c/da29dbcda49d Best regards, -- Palmer Dabbelt <palmer@...osinc.com>
Powered by blists - more mailing lists