[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-Id: <20221014091357.64504-1-yang.lee@linux.alibaba.com>
Date: Fri, 14 Oct 2022 17:13:57 +0800
From: Yang Li <yang.lee@...ux.alibaba.com>
To: daniel.lezcano@...aro.org
Cc: tglx@...utronix.de, linux-kernel@...r.kernel.org,
Yang Li <yang.lee@...ux.alibaba.com>,
Abaci Robot <abaci@...ux.alibaba.com>
Subject: [PATCH -next] clocksource/drivers/timer-ti-dm: Fix some kernel-doc comments
Fix some kernel-doc comments.
Link: https://bugzilla.openanolis.cn/show_bug.cgi?id=2399
Reported-by: Abaci Robot <abaci@...ux.alibaba.com>
Signed-off-by: Yang Li <yang.lee@...ux.alibaba.com>
---
drivers/clocksource/timer-ti-dm.c | 5 ++---
1 file changed, 2 insertions(+), 3 deletions(-)
diff --git a/drivers/clocksource/timer-ti-dm.c b/drivers/clocksource/timer-ti-dm.c
index cad29ded3a48..574c88584fbf 100644
--- a/drivers/clocksource/timer-ti-dm.c
+++ b/drivers/clocksource/timer-ti-dm.c
@@ -181,8 +181,7 @@ static inline u32 dmtimer_read(struct dmtimer *timer, u32 reg)
/**
* dmtimer_write - write timer registers in posted and non-posted mode
* @timer: timer pointer over which write operation is to perform
- * @reg: lowest byte holds the register offset
- * @value: data to write into the register
+ * @val: data to write into the register
*
* The posted mode bit is encoded in reg. Note that in posted mode, the write
* pending bit must be checked. Otherwise a write on a register which has a
@@ -925,7 +924,7 @@ static int omap_dm_timer_set_int_enable(struct omap_dm_timer *cookie,
/**
* omap_dm_timer_set_int_disable - disable timer interrupts
- * @timer: pointer to timer handle
+ * @cookie: pointer to omap dm timer handle
* @mask: bit mask of interrupts to be disabled
*
* Disables the specified timer interrupts for a timer.
--
2.20.1.7.g153144c
Powered by blists - more mailing lists