lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Fri, 14 Oct 2022 16:15:07 +0200 From: Fabrice Gasnier <fabrice.gasnier@...s.st.com> To: <alexandre.torgue@...s.st.com>, <robh+dt@...nel.org>, <krzysztof.kozlowski+dt@...aro.org> CC: <amelie.delaunay@...s.st.com>, <devicetree@...r.kernel.org>, <linux-arm-kernel@...ts.infradead.org>, <linux-kernel@...r.kernel.org>, <linux-stm32@...md-mailman.stormreply.com>, <fabrice.gasnier@...s.st.com> Subject: [PATCH v2 08/10] ARM: dts: stm32: add pins for stm32g0 typec controller on stm32mp13 Add gpio pin configuration to be used with stm32g0 typec controller. Define the PI2 to enable internal pull-up on stm32mp13, used as interrupt pin on stm32mp135f-dk board. Signed-off-by: Fabrice Gasnier <fabrice.gasnier@...s.st.com> --- arch/arm/boot/dts/stm32mp13-pinctrl.dtsi | 7 +++++++ 1 file changed, 7 insertions(+) diff --git a/arch/arm/boot/dts/stm32mp13-pinctrl.dtsi b/arch/arm/boot/dts/stm32mp13-pinctrl.dtsi index efdd163eba30..5c85c9fc583c 100644 --- a/arch/arm/boot/dts/stm32mp13-pinctrl.dtsi +++ b/arch/arm/boot/dts/stm32mp13-pinctrl.dtsi @@ -165,6 +165,13 @@ pins { }; }; + stm32g0_intn_pins_a: stm32g0-intn-0 { + pins { + pinmux = <STM32_PINMUX('I', 2, GPIO)>; + bias-pull-up; + }; + }; + uart4_pins_a: uart4-0 { pins1 { pinmux = <STM32_PINMUX('D', 6, AF8)>; /* UART4_TX */ -- 2.25.1
Powered by blists - more mailing lists