| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Date: Mon, 17 Oct 2022 22:20:07 +0800
From: Mengqi Zhang <mengqi.zhang@...iatek.com>
To: <chaotian.jing@...iatek.com>, <ulf.hansson@...aro.org>,
<robh+dt@...nel.org>, <krzysztof.kozlowski+dt@...aro.org>,
<matthias.bgg@...il.com>, <wenbin.mei@...iatek.com>
CC: <linux-mmc@...r.kernel.org>, <devicetree@...r.kernel.org>,
<linux-arm-kernel@...ts.infradead.org>,
<linux-mediatek@...ts.infradead.org>,
<linux-kernel@...r.kernel.org>,
Mengqi Zhang <mengqi.zhang@...iatek.com>
Subject: [PATCH 2/2] dt-bingdings: mmc: Mediatek: add ICE clock
Document the binding for crypto clock of the Inline Crypto Engine
of Mediatek SoCs.
Signed-off-by: Mengqi Zhang <mengqi.zhang@...iatek.com>
---
Documentation/devicetree/bindings/mmc/mtk-sd.yaml | 2 ++
1 file changed, 2 insertions(+)
diff --git a/Documentation/devicetree/bindings/mmc/mtk-sd.yaml b/Documentation/devicetree/bindings/mmc/mtk-sd.yaml
index d8e1e2e9adf2..f93d686e2911 100644
--- a/Documentation/devicetree/bindings/mmc/mtk-sd.yaml
+++ b/Documentation/devicetree/bindings/mmc/mtk-sd.yaml
@@ -57,6 +57,7 @@ properties:
- description: peripheral bus clock gate (required for MT8192).
- description: AXI bus clock gate (required for MT8192).
- description: AHB bus clock gate (required for MT8192).
+ - description: crypto clock used for data encrypt/decrypt (optional).
clock-names:
minItems: 2
@@ -69,6 +70,7 @@ properties:
- const: pclk_cg
- const: axi_cg
- const: ahb_cg
+ - const: crypto
interrupts:
description:
--
2.25.1
Powered by blists - more mailing lists