[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-Id: <166609913433.8547.14138781440023077011.b4-ty@linaro.org>
Date: Tue, 18 Oct 2022 09:19:12 -0400
From: Krzysztof Kozlowski <krzysztof.kozlowski@...aro.org>
To: David Virag <virag.david003@...il.com>
Cc: Krzysztof Kozlowski <krzysztof.kozlowski@...aro.org>,
Stephen Boyd <sboyd@...nel.org>,
linux-arm-kernel@...ts.infradead.org,
linux-samsung-soc@...r.kernel.org,
Tomasz Figa <tomasz.figa@...il.com>,
linux-kernel@...r.kernel.org, Chanwoo Choi <cw00.choi@...sung.com>,
Sylwester Nawrocki <s.nawrocki@...sung.com>,
linux-clk@...r.kernel.org,
Michael Turquette <mturquette@...libre.com>,
Alim Akhtar <alim.akhtar@...sung.com>
Subject: Re: [RESEND PATCH] clk: samsung: exynos7885: Correct "div4" clock parents
On Thu, 13 Oct 2022 17:13:40 +0200, David Virag wrote:
> "div4" DIVs which divide PLLs by 4 are actually dividing "div2" DIVs by
> 2 to achieve a by 4 division, thus their parents are the respective
> "div2" DIVs. These DIVs were mistakenly set to have the PLLs as parents.
> This leads to the kernel thinking "div4"s and everything under them run
> at 2x the clock speed. Fix this.
>
>
> [...]
Applied, thanks!
[1/1] clk: samsung: exynos7885: Correct "div4" clock parents
https://git.kernel.org/krzk/linux/c/ef80c95c29dc67c3034f32d93c41e2ede398e387
Best regards,
--
Krzysztof Kozlowski <krzysztof.kozlowski@...aro.org>
Powered by blists - more mailing lists