[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-Id: <166606235833.3553294.4443950708165085561.b4-ty@kernel.org>
Date: Mon, 17 Oct 2022 22:14:54 -0500
From: Bjorn Andersson <andersson@...nel.org>
To: sivaprak@...eaurora.org, Bjorn Andersson <andersson@...nel.org>,
mturquette@...libre.com, konrad.dybcio@...ainline.org,
dmitry.baryshkov@...aro.org, devicetree@...r.kernel.org,
sboyd@...nel.org, linux-kernel@...r.kernel.org,
krzysztof.kozlowski+dt@...aro.org, agross@...nel.org,
linux-clk@...r.kernel.org, robh+dt@...nel.org,
linux-arm-msm@...r.kernel.org, robimarko@...il.com
Cc: Christian Marangi <ansuelsmth@...il.com>
Subject: Re: (subset) [PATCH v3 1/9] clk: qcom: clk-rcg2: add rcg2 mux ops
On Fri, 19 Aug 2022 00:06:20 +0200, Robert Marko wrote:
> From: Christian Marangi <ansuelsmth@...il.com>
>
> An RCG may act as a mux that switch between 2 parents.
> This is the case on IPQ6018 and IPQ8074 where the APCS core clk that feeds
> the CPU cluster clock just switches between XO and the PLL that feeds it.
>
> Add the required ops to add support for this special configuration and use
> the generic mux function to determine the rate.
>
> [...]
Applied, thanks!
[9/9] arm64: dts: qcom: ipq8074: add A53 PLL node
commit: fe6d5b8de04780e7ec27037b836324b59fade45b
Best regards,
--
Bjorn Andersson <andersson@...nel.org>
Powered by blists - more mailing lists