[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <bb7040f60b86b1f028fc6a40f6221ca6@walle.cc>
Date: Tue, 18 Oct 2022 09:45:34 +0200
From: Michael Walle <michael@...le.cc>
To: Eliav Farber <farbere@...zon.com>
Cc: tudor.ambarus@...rochip.com, pratyush@...nel.org,
miquel.raynal@...tlin.com, richard@....at, vigneshr@...com,
linux-mtd@...ts.infradead.org, linux-kernel@...r.kernel.org,
talel@...zon.com, jonnyc@...zon.com, hhhawa@...zon.com,
hanochu@...zon.com, itamark@...zon.com, shellykz@...zon.com,
amitlavi@...zon.com, dkl@...zon.com
Subject: Re: [PATCH] mtd: spi-nor: micron-st: Enable locking for n25q256ax1
Hi,
Am 2022-10-18 09:22, schrieb Eliav Farber:
> n25q256ax1 [1] uses the 4 bit Block Protection scheme and supports
> Top/Bottom protection via the BP and TB bits of the Status Register.
> BP3 is located in bit 6 of the Status Register.
> Tested on n25q256ax1.
>
> [1]
> https://www.micron.com/-/media/client/global/documents/products/data-sheet/nor-flash/serial-nor/n25q/n25q_256mb_3v.pdf
>
> Signed-off-by: Eliav Farber <farbere@...zon.com>
Looks good. But could you please dump the SFDP tables as
described in [1].
-michael
[1]
https://lore.kernel.org/linux-mtd/4304e19f3399a0a6e856119d01ccabe0@walle.cc/
Powered by blists - more mailing lists