[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <alpine.DEB.2.21.2210181318560.50489@angie.orcam.me.uk>
Date: Tue, 18 Oct 2022 13:21:39 +0100 (BST)
From: "Maciej W. Rozycki" <macro@...am.me.uk>
To: Bjorn Helgaas <bhelgaas@...gle.com>,
Thomas Gleixner <tglx@...utronix.de>,
Ingo Molnar <mingo@...hat.com>, Borislav Petkov <bp@...en8.de>,
"H. Peter Anvin" <hpa@...or.com>
cc: x86@...nel.org, linux-pci@...r.kernel.org,
linux-kernel@...r.kernel.org
Subject: [PING][RESEND^2][PATCH v3] x86/PCI: Add support for the Intel
82378ZB/82379AB (SIO/SIO.A) PIRQ router
On Mon, 29 Aug 2022, Maciej W. Rozycki wrote:
> The Intel 82378ZB System I/O (SIO) and 82379AB System I/O APIC (SIO.A)
> ISA bridges implement PCI interrupt steering with a PIRQ router[1][2]
> that is exactly the same as that of the PIIX and ICH southbridges (or
> actually the other way round, given that the SIO ASIC was there first).
Ping for:
<https://lore.kernel.org/lkml/alpine.DEB.2.21.2208291916390.61470@angie.orcam.me.uk/>.
Maciej
Powered by blists - more mailing lists