[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <e077ae19-7271-19a4-e10f-1c7d26b0b304@linaro.org>
Date: Wed, 19 Oct 2022 11:11:24 -0400
From: Krzysztof Kozlowski <krzysztof.kozlowski@...aro.org>
To: Thippeswamy Havalige <thippeswamy.havalige@....com>,
linux-pci@...r.kernel.org, linux-kernel@...r.kernel.org,
devicetree@...r.kernel.org, krzysztof.kozlowski+dt@...aro.org
Cc: bhelgaas@...gle.com, michals@...inx.com, robh+dt@...nel.org,
bharat.kumar.gogada@....com
Subject: Re: [PATCH 1/2] dt-bindings: PCI: xilinx-pcie: Convert to YAML
schemas of Xilinx AXI PCIe Root Port Bridge
On 19/10/2022 10:46, Thippeswamy Havalige wrote:
> Convert to YAML dtschemas of Xilinx AXI PCIe Root Port Bridge
> dt binding.
> +
> +required:
> + - compatible
> + - reg
> + - interrupts
> + - ranges
> + - device_type
Drop all properties which are already required by referenced schemas.
> + - interrupt-map
> + - "#interrupt-cells"
> + - interrupt-controller
> +
Best regards,
Krzysztof
Powered by blists - more mailing lists