[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <Y1KDVeP1Jr1dtKVL@gondor.apana.org.au>
Date: Fri, 21 Oct 2022 19:32:37 +0800
From: Herbert Xu <herbert@...dor.apana.org.au>
To: Weili Qian <qianweili@...wei.com>
Cc: linux-kernel@...r.kernel.org, linux-crypto@...r.kernel.org,
wangzhou1@...ilicon.com, liulongfang@...wei.com
Subject: Re: [PATCH] crypto: hisilicon/sec - enabling clock gating of the
address prefetch module
On Sat, Sep 24, 2022 at 06:34:45PM +0800, Weili Qian wrote:
> Change the value of clock gating register to 0x7fff to enable
> clock gating of the address prefetch module. When the device is
> idle, the clock is turned off to save power.
>
> Signed-off-by: Weili Qian <qianweili@...wei.com>
> ---
> drivers/crypto/hisilicon/sec2/sec_main.c | 2 +-
> 1 file changed, 1 insertion(+), 1 deletion(-)
Patch applied. Thanks.
--
Email: Herbert Xu <herbert@...dor.apana.org.au>
Home Page: http://gondor.apana.org.au/~herbert/
PGP Key: http://gondor.apana.org.au/~herbert/pubkey.txt
Powered by blists - more mailing lists