[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <fecd3c0d-33bb-d30c-3104-00e3bb36b2a8@linaro.org>
Date: Fri, 21 Oct 2022 10:29:25 -0400
From: Krzysztof Kozlowski <krzysztof.kozlowski@...aro.org>
To: Vladimir Oltean <vladimir.oltean@....com>,
Maxime Chevallier <maxime.chevallier@...tlin.com>
Cc: "davem@...emloft.net" <davem@...emloft.net>,
Rob Herring <robh+dt@...nel.org>,
"netdev@...r.kernel.org" <netdev@...r.kernel.org>,
"linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>,
"devicetree@...r.kernel.org" <devicetree@...r.kernel.org>,
"thomas.petazzoni@...tlin.com" <thomas.petazzoni@...tlin.com>,
Andrew Lunn <andrew@...n.ch>,
Florian Fainelli <f.fainelli@...il.com>,
Heiner Kallweit <hkallweit1@...il.com>,
Russell King <linux@...linux.org.uk>,
"linux-arm-kernel@...ts.infradead.org"
<linux-arm-kernel@...ts.infradead.org>,
Luka Perkov <luka.perkov@...tura.hr>,
Robert Marko <robert.marko@...tura.hr>
Subject: Re: [PATCH net-next v5 5/5] ARM: dts: qcom: ipq4019: Add description
for the IPQESS Ethernet controller
On 21/10/2022 10:20, Vladimir Oltean wrote:
> On Fri, Oct 21, 2022 at 02:45:56PM +0200, Maxime Chevallier wrote:
>> @@ -591,6 +592,51 @@ wifi1: wifi@...0000 {
>> status = "disabled";
>> };
>>
>> + gmac: ethernet@...0000 {
>
> Pretty random ordering in this dts, you'd expect nodes are sorted by
> address...
Good point.
>
>> + compatible = "qcom,ipq4019-ess-edma";
>> + reg = <0xc080000 0x8000>;
>> + resets = <&gcc ESS_RESET>;
>> + reset-names = "ess";
>> + clocks = <&gcc GCC_ESS_CLK>;
>> + clock-names = "ess";
>> + interrupts = <GIC_SPI 65 IRQ_TYPE_EDGE_RISING>,
>> + <GIC_SPI 66 IRQ_TYPE_EDGE_RISING>,
>> + <GIC_SPI 67 IRQ_TYPE_EDGE_RISING>,
>> + <GIC_SPI 68 IRQ_TYPE_EDGE_RISING>,
>> + <GIC_SPI 69 IRQ_TYPE_EDGE_RISING>,
>> + <GIC_SPI 70 IRQ_TYPE_EDGE_RISING>,
>> + <GIC_SPI 71 IRQ_TYPE_EDGE_RISING>,
>> + <GIC_SPI 72 IRQ_TYPE_EDGE_RISING>,
>> + <GIC_SPI 73 IRQ_TYPE_EDGE_RISING>,
>> + <GIC_SPI 74 IRQ_TYPE_EDGE_RISING>,
>> + <GIC_SPI 75 IRQ_TYPE_EDGE_RISING>,
>> + <GIC_SPI 76 IRQ_TYPE_EDGE_RISING>,
>> + <GIC_SPI 77 IRQ_TYPE_EDGE_RISING>,
>> + <GIC_SPI 78 IRQ_TYPE_EDGE_RISING>,
>> + <GIC_SPI 79 IRQ_TYPE_EDGE_RISING>,
>> + <GIC_SPI 80 IRQ_TYPE_EDGE_RISING>,
>> + <GIC_SPI 240 IRQ_TYPE_EDGE_RISING>,
>> + <GIC_SPI 241 IRQ_TYPE_EDGE_RISING>,
>> + <GIC_SPI 242 IRQ_TYPE_EDGE_RISING>,
>> + <GIC_SPI 243 IRQ_TYPE_EDGE_RISING>,
>> + <GIC_SPI 244 IRQ_TYPE_EDGE_RISING>,
>> + <GIC_SPI 245 IRQ_TYPE_EDGE_RISING>,
>> + <GIC_SPI 246 IRQ_TYPE_EDGE_RISING>,
>> + <GIC_SPI 247 IRQ_TYPE_EDGE_RISING>,
>> + <GIC_SPI 248 IRQ_TYPE_EDGE_RISING>,
>> + <GIC_SPI 249 IRQ_TYPE_EDGE_RISING>,
>> + <GIC_SPI 250 IRQ_TYPE_EDGE_RISING>,
>> + <GIC_SPI 251 IRQ_TYPE_EDGE_RISING>,
>> + <GIC_SPI 252 IRQ_TYPE_EDGE_RISING>,
>> + <GIC_SPI 253 IRQ_TYPE_EDGE_RISING>,
>> + <GIC_SPI 254 IRQ_TYPE_EDGE_RISING>,
>> + <GIC_SPI 255 IRQ_TYPE_EDGE_RISING>;
>
> 32 interrupts, and no interrupt-names? :)
There is no requirement for names, because entries must be ordered. Also
Linux driver simply does not use them as it is slower to map, then just
by index. For few other Qualcomm drivers we dropped the names as well.
>
>> +
>> + status = "disabled";
>> +
>
> Could you drop these 2 blank lines? They aren't generally added between
> properties.
>
... and put status at the end.
Best regards,
Krzysztof
Powered by blists - more mailing lists