linux-kernel - Re: [PATCH v3 0/2] mtd: spi-nor: Add flash device reset support

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [day] [month] [year] [list]

Date:   Tue, 25 Oct 2022 05:40:02 +0300
From:   Tudor Ambarus <tudor.ambarus@...rochip.com>
To:     <robh+dt@...nel.org>, <sai.krishna.potthuri@....com>,
        <miquel.raynal@...tlin.com>, <krzysztof.kozlowski+dt@...aro.org>,
        <richard@....at>, <michael@...le.cc>, <pratyush@...nel.org>,
        <vigneshr@...com>
CC:     Tudor Ambarus <tudor.ambarus@...rochip.com>,
        <linux-mtd@...ts.infradead.org>, <linux-kernel@...r.kernel.org>,
        <saikrishna12468@...il.com>, <devicetree@...r.kernel.org>,
        <git@....com>
Subject: Re: [PATCH v3 0/2] mtd: spi-nor: Add flash device reset support

On Thu, 8 Sep 2022 12:14:26 +0530, Sai Krishna Potthuri wrote:
> Update spi-nor dt-binding and spi-nor core to support flash device reset
> using reset-gpios property.
> 
> changes in v3:
> -> 1/2 - Add reset-gpios property in the example dts.
> 
> changes in v2:
> -> 1/2 - Updated the description of the 'reset-gpios' property.
> -> 2/2 - Updated the reset sequence to match with "active low" flag in
> device-tree, also removed unwanted comments.
> -> 2/2 - Updated the logic to perform the flash reset unconditionally.
> -> 2/2 - Updated the delay values to support more number of flash devices.
> 
> [...]

Applied to spi-nor/next, thanks!

[1/2] dt-bindings: mtd: spi-nor: Add reset-gpios property
      https://git.kernel.org/mtd/c/7f2937efe186
[2/2] mtd: spi-nor: Add support for flash reset
      https://git.kernel.org/mtd/c/8f1ee9ef71d0

Best regards,
-- 
Tudor Ambarus <tudor.ambarus@...rochip.com>