[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <2a771db2-5570-73a4-e16e-3bfa29deb8f8@collabora.com>
Date: Tue, 25 Oct 2022 11:54:42 +0200
From: AngeloGioacchino Del Regno
<angelogioacchino.delregno@...labora.com>
To: Fadwa CHIBY <fchiby@...libre.com>,
Rob Herring <robh+dt@...nel.org>,
Krzysztof Kozlowski <krzysztof.kozlowski+dt@...aro.org>,
Matthias Brugger <matthias.bgg@...il.com>,
Johnson Wang <johnson.wang@...iatek.com>,
"Zhiyong . Tao" <zhiyong.tao@...iatek.com>
Cc: Fabien Parent <fparent@...libre.com>,
Rob Herring <robh@...nel.org>,
Tinghan Shen <tinghan.shen@...iatek.com>,
Sen Chu <sen.chu@...iatek.com>, devicetree@...r.kernel.org,
linux-kernel@...r.kernel.org, linux-arm-kernel@...ts.infradead.org,
linux-mediatek@...ts.infradead.org
Subject: Re: [PATCH v2 1/3] dt-bindings: soc: mediatek: pwrap: add MT8365 SoC
bindings
Il 24/10/22 15:15, Fadwa CHIBY ha scritto:
> From: Fabien Parent <fparent@...libre.com>
>
> Add pwrap binding documentation for
>
> Signed-off-by: Fabien Parent <fparent@...libre.com>
> Signed-off-by: Fadwa CHIBY <fchiby@...libre.com>
> Acked-by: Rob Herring <robh@...nel.org>
> ---
> Documentation/devicetree/bindings/soc/mediatek/pwrap.txt | 3 +++
> 1 file changed, 3 insertions(+)
>
> diff --git a/Documentation/devicetree/bindings/soc/mediatek/pwrap.txt b/Documentation/devicetree/bindings/soc/mediatek/pwrap.txt
> index d24e2bc444be..8424b93c432e 100644
> --- a/Documentation/devicetree/bindings/soc/mediatek/pwrap.txt
> +++ b/Documentation/devicetree/bindings/soc/mediatek/pwrap.txt
> @@ -30,6 +30,7 @@ Required properties in pwrap device node.
> "mediatek,mt8186-pwrap" for MT8186 SoCs
> "mediatek,mt8188-pwrap", "mediatek,mt8195-pwrap" for MT8188 SoCs
> "mediatek,mt8195-pwrap" for MT8195 SoCs
> + "mediatek,mt8365-pwrap" for MT8365 SoCs
> "mediatek,mt8516-pwrap" for MT8516 SoCs
> - interrupts: IRQ for pwrap in SOC
> - reg-names: "pwrap" is required; "pwrap-bridge" is optional.
> @@ -39,6 +40,8 @@ Required properties in pwrap device node.
> - clock-names: Must include the following entries:
> "spi": SPI bus clock
> "wrap": Main module clock
> + "sys": System module clock (for MT8365 SoC)
"sys": Optional system module clock
"tmr": Optional timer module clock
....as it's not granted that MT8365 is and will always be the only user.
Cheers,
Angelo
> + "tmr": Timer module clock (for MT8365 SoC)
> - clocks: Must contain an entry for each entry in clock-names.
>
> Optional properities:
Powered by blists - more mailing lists