[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <94bd10f5-fb4a-e14b-2e75-f16689f42224@somainline.org>
Date: Mon, 31 Oct 2022 22:18:16 +0100
From: Konrad Dybcio <konrad.dybcio@...ainline.org>
To: Iskren Chernev <iskren.chernev@...il.com>,
Krzysztof Kozlowski <krzysztof.kozlowski@...aro.org>,
Bjorn Andersson <andersson@...nel.org>,
Rob Herring <robh+dt@...nel.org>
Cc: phone-devel@...r.kernel.org, ~postmarketos/upstreaming@...ts.sr.ht,
linux-arm-msm@...r.kernel.org, devicetree@...r.kernel.org,
Andy Gross <agross@...nel.org>,
Krzysztof Kozlowski <krzysztof.kozlowski+dt@...aro.org>,
linux-kernel@...r.kernel.org
Subject: Re: [PATCH v5 7/8] arm64: dts: qcom: sm4250: Add soc dtsi
On 30.10.2022 10:42, Iskren Chernev wrote:
> The SM4250 is a downclocked version of the SM6115.
>
> Signed-off-by: Iskren Chernev <iskren.chernev@...il.com>
> Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@...aro.org>
> ---
Reviewed-by: Konrad Dybcio <konrad.dybcio@...ainline.org>
Konrad
> arch/arm64/boot/dts/qcom/sm4250.dtsi | 38 ++++++++++++++++++++++++++++
> 1 file changed, 38 insertions(+)
> create mode 100644 arch/arm64/boot/dts/qcom/sm4250.dtsi
>
> diff --git a/arch/arm64/boot/dts/qcom/sm4250.dtsi b/arch/arm64/boot/dts/qcom/sm4250.dtsi
> new file mode 100644
> index 000000000000..c5add8f44fc0
> --- /dev/null
> +++ b/arch/arm64/boot/dts/qcom/sm4250.dtsi
> @@ -0,0 +1,38 @@
> +// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
> +/*
> + * Copyright (c) 2021, Iskren Chernev <iskren.chernev@...il.com>
> + */
> +
> +#include "sm6115.dtsi"
> +
> +&CPU0 {
> + compatible = "qcom,kryo240";
> +};
> +
> +&CPU1 {
> + compatible = "qcom,kryo240";
> +};
> +
> +&CPU2 {
> + compatible = "qcom,kryo240";
> +};
> +
> +&CPU3 {
> + compatible = "qcom,kryo240";
> +};
> +
> +&CPU4 {
> + compatible = "qcom,kryo240";
> +};
> +
> +&CPU5 {
> + compatible = "qcom,kryo240";
> +};
> +
> +&CPU6 {
> + compatible = "qcom,kryo240";
> +};
> +
> +&CPU7 {
> + compatible = "qcom,kryo240";
> +};
Powered by blists - more mailing lists