[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-Id: <20221031092125.533621-1-pierre.gondois@arm.com>
Date: Mon, 31 Oct 2022 10:21:19 +0100
From: Pierre Gondois <pierre.gondois@....com>
To: linux-kernel@...r.kernel.org
Cc: pierre.gondois@....com, Rob.Herring@....com,
Rob Herring <robh+dt@...nel.org>,
Krzysztof Kozlowski <krzysztof.kozlowski+dt@...aro.org>,
Alim Akhtar <alim.akhtar@...sung.com>,
Aswani Reddy <aswani.reddy@...sung.com>,
Shashank Prashar <s.prashar@...sung.com>,
Sriranjani P <sriranjani.p@...sung.com>,
devicetree@...r.kernel.org
Subject: [PATCH 20/20] arm64: dts: Update cache properties for tesla
The DeviceTree Specification v0.3 specifies that the cache node
'compatible' and 'cache-level' properties are 'required'. Cf.
s3.8 Multi-level and Shared Cache Nodes
The recently added init_of_cache_level() function checks
these properties. Add them if missing.
Signed-off-by: Pierre Gondois <pierre.gondois@....com>
---
arch/arm64/boot/dts/tesla/fsd.dtsi | 1 +
1 file changed, 1 insertion(+)
diff --git a/arch/arm64/boot/dts/tesla/fsd.dtsi b/arch/arm64/boot/dts/tesla/fsd.dtsi
index f35bc5a288c2..bfab040fc1e4 100644
--- a/arch/arm64/boot/dts/tesla/fsd.dtsi
+++ b/arch/arm64/boot/dts/tesla/fsd.dtsi
@@ -284,6 +284,7 @@ cpucl_l2: l2-cache0 {
cache-size = <0x400000>;
cache-line-size = <64>;
cache-sets = <4096>;
+ cache-level = <2>;
};
idle-states {
--
2.25.1
Powered by blists - more mailing lists