[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <Y2AoFCbQFGnWT48Y@spud>
Date: Mon, 31 Oct 2022 19:55:00 +0000
From: Conor Dooley <conor@...nel.org>
To: Conor Dooley <conor.dooley@...rochip.com>
Cc: Daire McNamara <daire.mcnamara@...rochip.com>,
Rob Herring <robh+dt@...nel.org>,
Krzysztof Kozlowski <krzysztof.kozlowski+dt@...aro.org>,
Paul Walmsley <paul.walmsley@...ive.com>,
Palmer Dabbelt <palmer@...belt.com>,
Albert Ou <aou@...s.berkeley.edu>,
linux-riscv@...ts.infradead.org, devicetree@...r.kernel.org,
linux-kernel@...r.kernel.org
Subject: Re: [PATCH] riscv: dts: microchip: fix memory node unit address for
icicle
On Tue, Oct 25, 2022 at 08:56:44PM +0100, Conor Dooley wrote:
> From: Conor Dooley <conor.dooley@...rochip.com>
>
> Evidently I forgot to update the unit address for the 38-bit cached
> memory node when I changed the address in the reg property..
> Update it to match.
>
> Fixes: 6c1193301791 ("riscv: dts: microchip: update memory configuration for v2022.10")
> Signed-off-by: Conor Dooley <conor.dooley@...rochip.com>
Applied:
https://git.kernel.org/conor/c/d6105a8b7c160a73ae04054c8921eba80a294146
> ---
> arch/riscv/boot/dts/microchip/mpfs-icicle-kit.dts | 2 +-
> 1 file changed, 1 insertion(+), 1 deletion(-)
>
> diff --git a/arch/riscv/boot/dts/microchip/mpfs-icicle-kit.dts b/arch/riscv/boot/dts/microchip/mpfs-icicle-kit.dts
> index ec7b7c2a3ce2..8ced67c3b00b 100644
> --- a/arch/riscv/boot/dts/microchip/mpfs-icicle-kit.dts
> +++ b/arch/riscv/boot/dts/microchip/mpfs-icicle-kit.dts
> @@ -37,7 +37,7 @@ ddrc_cache_lo: memory@...00000 {
> status = "okay";
> };
>
> - ddrc_cache_hi: memory@...0000000 {
> + ddrc_cache_hi: memory@...0000000 {
> device_type = "memory";
> reg = <0x10 0x40000000 0x0 0x40000000>;
> status = "okay";
> --
> 2.38.0
>
Powered by blists - more mailing lists