lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <1897905e-6e37-a13b-acc7-2ab458aadfe0@intel.com>
Date:   Fri, 4 Nov 2022 11:42:00 -0700
From:   Dave Hansen <dave.hansen@...el.com>
To:     Tony Luck <tony.luck@...el.com>, x86@...nel.org
Cc:     linux-kernel@...r.kernel.org, patches@...ts.linux.dev
Subject: Re: [PATCH] x86/cpu: Add several Intel server CPU mode numbers

On 11/3/22 13:33, Tony Luck wrote:
> These servers are all on the public versions of the roadmap. The model
> numbers for Grand Ridge, Granite Rapids, and Sierra Forest were included
> in the September 2022 edition of the Instruction Set Extensions document.
...
>  #define INTEL_FAM6_SAPPHIRERAPIDS_X	0x8F	/* Golden Cove */
>  
> +#define INTEL_FAM6_EMERALDRAPIDS_X	0xCF

Were the core names (like Golden Cove) left out intentionally?  Not a
big deal either way, but it's sometimes nice to see for things like the
hybrid parts what it might be "related" to.

Either way:

Acked-by: Dave Hansen <dave.hansen@...ux.intel.com>

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ