linux-kernel - Re: [PATCH v3 0/3] Add support to PHY GMII SEL for J721e CPSW9G QSGMII

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [day] [month] [year] [list]

Message-ID: <Y2Z08OqiY2aYmgbN@matsya>
Date:   Sat, 5 Nov 2022 20:06:32 +0530
From:   Vinod Koul <vkoul@...nel.org>
To:     Siddharth Vadapalli <s-vadapalli@...com>
Cc:     robh+dt@...nel.org, lee@...nel.org, krzysztof.kozlowski@...aro.org,
        krzysztof.kozlowski+dt@...aro.org, kishon@...nel.org,
        dan.carpenter@...cle.com, rogerq@...nel.org,
        devicetree@...r.kernel.org, linux-kernel@...r.kernel.org,
        linux-phy@...ts.infradead.org, linux-arm-kernel@...ts.infradead.org
Subject: Re: [PATCH v3 0/3] Add support to PHY GMII SEL for J721e CPSW9G
 QSGMII

On 26-10-22, 13:15, Siddharth Vadapalli wrote:
> Add compatible for J721e CPSW9G, which contains 8 external ports and 1
> internal host port.
> 
> Update existing approach of using compatible to differentiate between
> devices that support QSGMII mode and those that don't. The new
> approach involves storing the number of qsgmii main ports for the device
> in the num_qsgmii_main_ports member of the "struct phy_gmii_sel_soc_data".
> This approach makes it scalable for newer devices.

Applied, thanks

-- 
~Vinod