[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <20221107195659.GA1483239-robh@kernel.org>
Date: Mon, 7 Nov 2022 13:56:59 -0600
From: Rob Herring <robh@...nel.org>
To: Dinh Nguyen <dinguyen@...nel.org>
Cc: jh80.chung@...sung.com, ulf.hansson@...aro.org,
krzysztof.kozlowski+dt@...aro.org, mturquette@...libre.com,
sboyd@...nel.org, linux-mmc@...r.kernel.org,
devicetree@...r.kernel.org, linux-kernel@...r.kernel.org,
linux-clk@...r.kernel.org
Subject: Re: [PATCHv8 1/6] dt-bindings: mmc: synopsys-dw-mshc: document
"altr,sysmgr-syscon"
On Thu, Nov 03, 2022 at 10:15:20AM -0500, Dinh Nguyen wrote:
> Document the optional "altr,sysmgr-syscon" binding that is used to
> access the System Manager register that controls the SDMMC clock
> phase.
>
> Signed-off-by: Dinh Nguyen <dinguyen@...nel.org>
> ---
> v8: remove "" around synopsys-dw-mshc-common.yaml#
> v7: and "not" for the required "altr,sysmgr-syscon" binding
> v6: make "altr,sysmgr-syscon" optional
> v5: document reg shift
> v4: add else statement
> v3: document that the "altr,sysmgr-syscon" binding is only applicable to
> "altr,socfpga-dw-mshc"
> v2: document "altr,sysmgr-syscon" in the MMC section
> ---
> .../bindings/mmc/synopsys-dw-mshc.yaml | 33 +++++++++++++++++--
> 1 file changed, 30 insertions(+), 3 deletions(-)
>
> diff --git a/Documentation/devicetree/bindings/mmc/synopsys-dw-mshc.yaml b/Documentation/devicetree/bindings/mmc/synopsys-dw-mshc.yaml
> index ae6d6fca79e2..a37cd7a68417 100644
> --- a/Documentation/devicetree/bindings/mmc/synopsys-dw-mshc.yaml
> +++ b/Documentation/devicetree/bindings/mmc/synopsys-dw-mshc.yaml
> @@ -6,9 +6,6 @@ $schema: http://devicetree.org/meta-schemas/core.yaml#
>
> title: Synopsys Designware Mobile Storage Host Controller Binding
>
> -allOf:
> - - $ref: "synopsys-dw-mshc-common.yaml#"
> -
> maintainers:
> - Ulf Hansson <ulf.hansson@...aro.org>
>
> @@ -38,6 +35,36 @@ properties:
> - const: biu
> - const: ciu
>
> + altr,sysmgr-syscon:
> + $ref: /schemas/types.yaml#/definitions/phandle-array
> + items:
> + - items:
> + - description: phandle to the sysmgr node
> + - description: register offset that controls the SDMMC clock phase
> + - description: register shift for the smplsel(drive in) setting
> + description:
> + This property is optional. Contains the phandle to System Manager block
> + that contains the SDMMC clock-phase control register. The first value is
> + the pointer to the sysmgr, the 2nd value is the register offset for the
> + SDMMC clock phase register, and the 3rd value is the bit shift for the
> + smplsel(drive in) setting.
> +
> +allOf:
> + - $ref: synopsys-dw-mshc-common.yaml#
> +
> + - if:
> + properties:
> + compatible:
> + contains:
> + const: altr,socfpga-dw-mshc
> + then:
> + not:
> + required:
> + - altr,sysmgr-syscon
'required' evaluates true when all properties in the list are present.
So altr,sysmgr-syscon must not be present.
> + else:
> + properties:
> + altr,sysmgr-syscon: false
Else altr,sysmgr-syscon must not be present. ???
Rob
Powered by blists - more mailing lists