lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Date:   Mon, 7 Nov 2022 13:56:07 +0100
From:   Hans de Goede <hdegoede@...hat.com>
To:     Jilin Yuan <yuanjilin@...rlc.com>, irenic.rajneesh@...il.com,
        david.e.box@...el.com, markgross@...nel.org
Cc:     platform-driver-x86@...r.kernel.org, linux-kernel@...r.kernel.org
Subject: Re: [PATCH] platform/x86/intel: fix repeated words in comments

Hi,

On 10/19/22 14:53, Jilin Yuan wrote:
> Delete the redundant word 'toZ'.
> 
> Signed-off-by: Jilin Yuan <yuanjilin@...rlc.com>

Thank you for your patch, I've applied this patch to my review-hans 
branch:
https://git.kernel.org/pub/scm/linux/kernel/git/pdx86/platform-drivers-x86.git/log/?h=review-hans

Note it will show up in my review-hans branch once I've pushed my
local branch there, which might take a while.

Once I've run some tests on this branch the patches there will be
added to the platform-drivers-x86/for-next branch and eventually
will be included in the pdx86 pull-request to Linus for the next
merge-window.

Regards,

Hans



> ---
>  drivers/platform/x86/intel/pmc/core.h | 2 +-
>  1 file changed, 1 insertion(+), 1 deletion(-)
> 
> diff --git a/drivers/platform/x86/intel/pmc/core.h b/drivers/platform/x86/intel/pmc/core.h
> index 7a059e02c265..4c7e77f1ccac 100644
> --- a/drivers/platform/x86/intel/pmc/core.h
> +++ b/drivers/platform/x86/intel/pmc/core.h
> @@ -264,7 +264,7 @@ struct pmc_bit_map {
>   * @slp_s0_offset:	PWRMBASE offset to read SLP_S0 residency
>   * @ltr_ignore_offset:	PWRMBASE offset to read/write LTR ignore bit
>   * @regmap_length:	Length of memory to map from PWRMBASE address to access
> - * @ppfear0_offset:	PWRMBASE offset to to read PPFEAR*
> + * @ppfear0_offset:	PWRMBASE offset to read PPFEAR*
>   * @ppfear_buckets:	Number of 8 bits blocks to read all IP blocks from
>   *			PPFEAR
>   * @pm_cfg_offset:	PWRMBASE offset to PM_CFG register

Powered by blists - more mailing lists