[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-Id: <20221108092840.14945-3-JJLIU0@nuvoton.com>
Date: Tue, 8 Nov 2022 17:28:39 +0800
From: Jim Liu <jim.t90615@...il.com>
To: JJLIU0@...oton.com, jim.t90615@...il.com, KWLIU@...oton.com,
linus.walleij@...aro.org, brgl@...ev.pl, robh+dt@...nel.org,
krzysztof.kozlowski+dt@...aro.org
Cc: devicetree@...r.kernel.org, linux-kernel@...r.kernel.org,
linux-arm-kernel@...ts.infradead.org, openbmc@...ts.ozlabs.org
Subject: [PATCH v2 2/3] arm: dts: nuvoton: npcm7xx: add sgpio node
Add the SGPIO controller to the NPCM750 devicetree
Signed-off-by: Jim Liu <JJLIU0@...oton.com>
---
Changes for v2:
- modify dts node
---
arch/arm/boot/dts/nuvoton-common-npcm7xx.dtsi | 30 +++++++++++++++++++
1 file changed, 30 insertions(+)
diff --git a/arch/arm/boot/dts/nuvoton-common-npcm7xx.dtsi b/arch/arm/boot/dts/nuvoton-common-npcm7xx.dtsi
index c7b5ef15b716..9cac60734b57 100644
--- a/arch/arm/boot/dts/nuvoton-common-npcm7xx.dtsi
+++ b/arch/arm/boot/dts/nuvoton-common-npcm7xx.dtsi
@@ -330,6 +330,36 @@
status = "disabled";
};
+ sgpio1: sgpio@...000 {
+ compatible = "nuvoton,npcm750-sgpio";
+ reg = <0x101000 0x200>;
+ clocks = <&clk NPCM7XX_CLK_APB3>;
+ interrupts = <GIC_SPI 19 IRQ_TYPE_LEVEL_HIGH>;
+ bus-frequency = <16000000>;
+ gpio-controller;
+ #gpio-cells = <2>;
+ pinctrl-names = "default";
+ pinctrl-0 = <&iox1_pins>;
+ nin_gpios = <64>;
+ nout_gpios = <64>;
+ status = "disabled";
+ };
+
+ sgpio2: sgpio@...000 {
+ compatible = "nuvoton,npcm750-sgpio";
+ reg = <0x102000 0x200>;
+ clocks = <&clk NPCM7XX_CLK_APB3>;
+ interrupts = <GIC_SPI 20 IRQ_TYPE_LEVEL_HIGH>;
+ bus-frequency = <16000000>;
+ gpio-controller;
+ #gpio-cells = <2>;
+ pinctrl-names = "default";
+ pinctrl-0 = <&iox2_pins>;
+ nin_gpios = <64>;
+ nout_gpios = <64>;
+ status = "disabled";
+ };
+
pwm_fan: pwm-fan-controller@...000 {
#address-cells = <1>;
#size-cells = <0>;
--
2.17.1
Powered by blists - more mailing lists