linux-kernel - [GIT PULL] RISC-V Fixes for 6.1-rc5

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [thread-next>] [day] [month] [year] [list]

Date:   Fri, 11 Nov 2022 08:58:46 -0800 (PST)
From:   Palmer Dabbelt <palmer@...osinc.com>
To:     Linus Torvalds <torvalds@...ux-foundation.org>
CC:         linux-riscv@...ts.infradead.org, linux-kernel@...r.kernel.org
Subject: [GIT PULL] RISC-V Fixes for 6.1-rc5

The following changes since commit d14e99bf95510fa2d6affc371ad68161afc1dc8e:

  RISC-V: Fix /proc/cpuinfo cpumask warning (2022-10-27 15:23:19 -0700)

are available in the Git repository at:

  git://git.kernel.org/pub/scm/linux/kernel/git/riscv/linux.git tags/riscv-for-linus-6.1-rc5

for you to fetch changes up to fcae44fd36d052e956e69a64642fc03820968d78:

  RISC-V: vdso: Do not add missing symbols to version section in linker script (2022-11-10 15:06:14 -0800)

----------------------------------------------------------------
RISC-V Fixes for 6.1-rc5

* A fix to add the missing PWM LEDs into the  SiFive HiFive Unleashed
  device tree.
* A fix to fully clear a task's registers on creation, as they end up in
  userspace and thus leak kernel memory.
* A pair of VDSO-related build fixes that manifest on recent LLVM-based
  toolchains.
* A fix to our early init to ensure the DT is adequately processed
  before reserved memory nodes are processed.

----------------------------------------------------------------
I did get one soft lockup earlier this week, but it doesn't seem to reliably
reproduce and happens without these patches.

----------------------------------------------------------------
Conor Dooley (1):
      riscv: fix reserved memory setup

Emil Renner Berthing (1):
      riscv: dts: sifive unleashed: Add PWM controlled LEDs

Jisheng Zhang (2):
      riscv: process: fix kernel info leakage
      riscv: vdso: fix build with llvm

Nathan Chancellor (1):
      RISC-V: vdso: Do not add missing symbols to version section in linker script

 .../riscv/boot/dts/sifive/hifive-unleashed-a00.dts | 38 ++++++++++++++++++++++
 arch/riscv/kernel/process.c                        |  2 ++
 arch/riscv/kernel/setup.c                          |  1 +
 arch/riscv/kernel/vdso/Makefile                    |  5 ++-
 arch/riscv/kernel/vdso/vdso.lds.S                  |  2 ++
 arch/riscv/mm/init.c                               |  1 -
 6 files changed, 47 insertions(+), 2 deletions(-)