[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-Id: <48a6bfab-6b88-4a5a-989d-ab87430290c7@app.fastmail.com>
Date: Mon, 14 Nov 2022 16:12:11 +0100
From: "Arnd Bergmann" <arnd@...db.de>
To: Köry Maincent <kory.maincent@...tlin.com>,
"Viresh Kumar" <viresh.kumar@...aro.org>,
"Shiraz Hashim" <shiraz.linux.kernel@...il.com>,
"Vipin Kumar" <vipin.kumar@...com>,
"Vijay Kumar Mishra" <vijay.kumar@...com>,
"Deepak Sikri" <deepak.sikri@...com>,
linux-arm-kernel@...ts.infradead.org, devicetree@...r.kernel.org,
linux-kernel@...r.kernel.org, linux-clk@...r.kernel.org
Cc: "Thomas Petazzoni" <thomas.petazzoni@...tlin.com>,
"Viresh Kumar" <vireshk@...nel.org>, soc@...nel.org,
"Rob Herring" <robh+dt@...nel.org>,
"Krzysztof Kozlowski" <krzysztof.kozlowski+dt@...aro.org>,
"Russell King" <linux@...linux.org.uk>,
"Michael Turquette" <mturquette@...libre.com>,
"Stephen Boyd" <sboyd@...nel.org>,
"Sudeep Holla" <sudeep.holla@....com>,
"Gregory Clement" <gregory.clement@...tlin.com>,
"Neil Armstrong" <neil.armstrong@...aro.org>,
"Alexandre Ghiti" <alexandre.ghiti@...onical.com>,
"Rajeev Kumar" <rajeev-dlh.kumar@...com>,
"Vipul Kumar Samar" <vipulkumar.samar@...com>
Subject: Re: [PATCH v2 0/6] Support new features to the SPEAr600
On Wed, Nov 2, 2022, at 18:10, Köry Maincent wrote:
> From: Kory Maincent <kory.maincent@...tlin.com>
>
> This patches series adds two features of the SPEAr600 SOC:
>
> - Enable the display controller
>
> - Enable the SPI buses using the SSP controller
>
> Changes in v2:
> - Keep the I2C_CONFIG in the spear6xx_defconfig while enabling DRM.
> - Send cover letter which was not sent in v1 due to a mistake in my git
> mail config.
>
> Viresh, will you take the patches and submit a pull request to the ARM SoC
> maintainers?
>
> Kory Maincent (6):
> arm: configs: spear6xx: Refresh defconfig
> arm: dts: spear600: Fix clcd interrupt
> arm: configs: spear6xx: Enable PL110 display controller
> clk: spear: Fix CLCD clock definition on SPEAr600
> arm: dts: spear600: Add ssp controller nodes
> clk: spear: Fix SSP clock definition on SPEAr600
I've picked up patches 1 and 3 into the arm/defconfig branch,
and patches 2 and 5 into the soc/dt branch now.
I can also take patches 4 and 6, but I think it's better to have
them merged through the clk tree.
Maybe resend them to just the clk maintainers.
Arnd
Powered by blists - more mailing lists