[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-Id: <20221115192625.9410-1-alexander.helms.jy@renesas.com>
Date: Tue, 15 Nov 2022 12:26:23 -0700
From: Alex Helms <alexander.helms.jy@...esas.com>
To: linux-kernel@...r.kernel.org, devicetree@...r.kernel.org,
linux-clk@...r.kernel.org
Cc: krzysztof.kozlowski+dt@...aro.org, robh+dt@...nel.org,
sboyd@...nel.org, mturquette@...libre.com, geert+renesas@...der.be,
alexander.helms.jy@...esas.com
Subject: [PATCH 0/2] Add support for Renesas PhiClock 9FGV1006 clock generator
Device tree bindings and a common clock framework device driver for
the Renesas PhiClock 9FGV1006 clock generator.
Alex Helms (2):
dtbindings: clock: Add bindings for Renesas PhiClock
clk: Add support for Renesas PhiClock clock generator
.../bindings/clock/renesas,phiclock.yaml | 81 ++
MAINTAINERS | 6 +
drivers/clk/Kconfig | 9 +
drivers/clk/Makefile | 1 +
drivers/clk/clk-phiclock.c | 729 ++++++++++++++++++
5 files changed, 826 insertions(+)
create mode 100644 Documentation/devicetree/bindings/clock/renesas,phiclock.yaml
create mode 100644 drivers/clk/clk-phiclock.c
base-commit: 094226ad94f471a9f19e8f8e7140a09c2625abaa
--
2.25.1
Powered by blists - more mailing lists