[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <Y3S+cgOm1vHq/kv9@smile.fi.intel.com>
Date: Wed, 16 Nov 2022 12:41:54 +0200
From: Andy Shevchenko <andriy.shevchenko@...ux.intel.com>
To: Rahul Tanwar <rtanwar@...linear.com>
Cc: devicetree@...r.kernel.org, robh@...nel.org, tglx@...utronix.de,
mingo@...hat.com, bp@...en8.de, dave.hansen@...ux.intel.com,
x86@...nel.org, linux-kernel@...r.kernel.org, hpa@...or.com,
alan@...rguk.ukuu.org.uk, dirk.brandewie@...il.com,
grant.likely@...retlab.ca, sodaville@...utronix.de,
devicetree-discuss@...ts.ozlabs.org, linux-lgm-soc@...linear.com
Subject: Re: [PATCH v2 2/2] x86/of: Convert & update Intel's APIC related
binding schemas
On Wed, Nov 16, 2022 at 06:28:21PM +0800, Rahul Tanwar wrote:
> Intel's APIC family of interrupt controllers support local APIC
> (lapic) & I/O APIC (ioapic). Convert existing bindings for lapic
> & ioapic from text to YAML schema. Separate lapic & ioapic schemas.
>
> Also, update more info and newly introduced optional property for
> lapic to choose legacy PIC or virtual wire compatibility interrupt
> delivery mode.
Conversion should be split from a new property addition.
--
With Best Regards,
Andy Shevchenko
Powered by blists - more mailing lists