lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-Id: <166871307494.3905205.15646099439203275372.b4-ty@microchip.com>
Date:   Thu, 17 Nov 2022 19:24:55 +0000
From:   Conor Dooley <conor@...nel.org>
To:     Daire McNamara <daire.mcnamara@...rochip.com>,
        Conor Dooley <conor.dooley@...rochip.com>
Cc:     Krzysztof Kozlowski <krzysztof.kozlowski+dt@...aro.org>,
        Vattipalli Praveen <praveen.kumar@...rochip.com>,
        Palmer Dabbelt <palmer@...belt.com>,
        Rob Herring <robh+dt@...nel.org>, devicetree@...r.kernel.org,
        linux-kernel@...r.kernel.org, linux-riscv@...ts.infradead.org
Subject: Re: [PATCH 1/2] riscv: dts: microchip: remove pcie node from the sev kit

From: Conor Dooley <conor.dooley@...rochip.com>

On Tue, 15 Nov 2022 15:25:46 +0000, Conor Dooley wrote:
> The SEV kit reference design does not hook up the PCIe root port to the
> core complex including it is misleading.
> The entry is a re-use mistake - I was not aware of this when I moved
> the PCIe node out of mpfs.dtsi so that individual bistreams could
> connect it to different fics etc.
> 
> 
> [...]

Applied to riscv-dt-for-next, thanks!

[1/2] riscv: dts: microchip: remove pcie node from the sev kit
      https://git.kernel.org/conor/c/1150f4cff831
[2/2] riscv: dts: microchip: remove unused pcie clocks
      https://git.kernel.org/conor/c/f4e700fd9466

Thanks,
Conor.

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ