lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Message-ID: <cb4347b0-b885-1a00-6ab1-03566191e1ec@quicinc.com> Date: Thu, 24 Nov 2022 22:21:22 -0800 From: Abhinav Kumar <quic_abhinavk@...cinc.com> To: Marijn Suijten <marijn.suijten@...ainline.org>, <phone-devel@...r.kernel.org> CC: <~postmarketos/upstreaming@...ts.sr.ht>, AngeloGioacchino Del Regno <angelogioacchino.delregno@...ainline.org>, Konrad Dybcio <konrad.dybcio@...ainline.org>, Martin Botka <martin.botka@...ainline.org>, Jami Kettunen <jami.kettunen@...ainline.org>, Rob Clark <robdclark@...il.com>, Dmitry Baryshkov <dmitry.baryshkov@...aro.org>, "Sean Paul" <sean@...rly.run>, David Airlie <airlied@...il.com>, Daniel Vetter <daniel@...ll.ch>, Stephen Boyd <swboyd@...omium.org>, Vinod Koul <vkoul@...nel.org>, Bjorn Andersson <andersson@...nel.org>, Vinod Polimera <quic_vpolimer@...cinc.com>, <linux-arm-msm@...r.kernel.org>, <dri-devel@...ts.freedesktop.org>, <freedreno@...ts.freedesktop.org>, <linux-kernel@...r.kernel.org> Subject: Re: [PATCH] drm/msm/dpu: Print interrupt index in addition to the mask On 11/21/2022 2:24 PM, Marijn Suijten wrote: > The mask only describes the `irq_idx % 32` part, making it generally > impossible to deduce what interrupt is being enabled/disabled. Since > `debug/core_irq` in debugfs (and other prints) also include the full > `DPU_IRQ_IDX()` value, print the same full value here for easier > correlation instead of only adding the `irq_idx / 32` part. > > Furthermore, make the dbgstr messages more consistent. > > Signed-off-by: Marijn Suijten <marijn.suijten@...ainline.org> Reviewed-by: Abhinav Kumar <quic_abhinavk@...cinc.com> > --- > drivers/gpu/drm/msm/disp/dpu1/dpu_hw_interrupts.c | 12 ++++++------ > 1 file changed, 6 insertions(+), 6 deletions(-) > > diff --git a/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_interrupts.c b/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_interrupts.c > index cf1b6d84c18a..64589a9c2c51 100644 > --- a/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_interrupts.c > +++ b/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_interrupts.c > @@ -252,9 +252,9 @@ static int dpu_hw_intr_enable_irq_locked(struct dpu_hw_intr *intr, int irq_idx) > > cache_irq_mask = intr->cache_irq_mask[reg_idx]; > if (cache_irq_mask & DPU_IRQ_MASK(irq_idx)) { > - dbgstr = "DPU IRQ already set:"; > + dbgstr = "already "; > } else { > - dbgstr = "DPU IRQ enabled:"; > + dbgstr = ""; > > cache_irq_mask |= DPU_IRQ_MASK(irq_idx); > /* Cleaning any pending interrupt */ > @@ -268,7 +268,7 @@ static int dpu_hw_intr_enable_irq_locked(struct dpu_hw_intr *intr, int irq_idx) > intr->cache_irq_mask[reg_idx] = cache_irq_mask; > } > > - pr_debug("%s MASK:0x%.8lx, CACHE-MASK:0x%.8x\n", dbgstr, > + pr_debug("DPU IRQ %d %senabled: MASK:0x%.8lx, CACHE-MASK:0x%.8x\n", irq_idx, dbgstr, > DPU_IRQ_MASK(irq_idx), cache_irq_mask); > > return 0; > @@ -301,9 +301,9 @@ static int dpu_hw_intr_disable_irq_locked(struct dpu_hw_intr *intr, int irq_idx) > > cache_irq_mask = intr->cache_irq_mask[reg_idx]; > if ((cache_irq_mask & DPU_IRQ_MASK(irq_idx)) == 0) { > - dbgstr = "DPU IRQ is already cleared:"; > + dbgstr = "already "; > } else { > - dbgstr = "DPU IRQ mask disable:"; > + dbgstr = ""; > > cache_irq_mask &= ~DPU_IRQ_MASK(irq_idx); > /* Disable interrupts based on the new mask */ > @@ -317,7 +317,7 @@ static int dpu_hw_intr_disable_irq_locked(struct dpu_hw_intr *intr, int irq_idx) > intr->cache_irq_mask[reg_idx] = cache_irq_mask; > } > > - pr_debug("%s MASK:0x%.8lx, CACHE-MASK:0x%.8x\n", dbgstr, > + pr_debug("DPU IRQ %d %sdisabled: MASK:0x%.8lx, CACHE-MASK:0x%.8x\n", irq_idx, dbgstr, > DPU_IRQ_MASK(irq_idx), cache_irq_mask); > > return 0;
Powered by blists - more mailing lists