[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <fb3e59ee-2cfc-e7a6-041c-d94fa426fb2a@sholland.org>
Date: Wed, 30 Nov 2022 01:27:44 -0600
From: Samuel Holland <samuel@...lland.org>
To: Jisheng Zhang <jszhang@...nel.org>,
Rob Herring <robh+dt@...nel.org>,
Conor Dooley <conor@...nel.org>,
Krzysztof Kozlowski <krzysztof.kozlowski+dt@...aro.org>
Cc: linux-riscv@...ts.infradead.org, devicetree@...r.kernel.org,
linux-kernel@...r.kernel.org, linux-serial@...r.kernel.org,
Paul Walmsley <paul.walmsley@...ive.com>,
Palmer Dabbelt <palmer@...belt.com>,
Albert Ou <aou@...s.berkeley.edu>,
Greg Kroah-Hartman <gregkh@...uxfoundation.org>,
Jiri Slaby <jirislaby@...nel.org>,
Ilpo Järvinen <ilpo.jarvinen@...ux.intel.com>
Subject: Re: [PATCH v2 8/9] MAINTAINERS: riscv: add entry for Bouffalolab SoC
On 11/27/22 07:24, Jisheng Zhang wrote:
> Add Jisheng Zhang as Bouffalolab SoC maintainer.
>
> Signed-off-by: Jisheng Zhang <jszhang@...nel.org>
> ---
> MAINTAINERS | 9 +++++++++
> 1 file changed, 9 insertions(+)
>
> diff --git a/MAINTAINERS b/MAINTAINERS
> index 00ff4a2949b8..a6b04249853c 100644
> --- a/MAINTAINERS
> +++ b/MAINTAINERS
> @@ -17729,6 +17729,15 @@ F: arch/riscv/
> N: riscv
> K: riscv
>
> +RISC-V BOUFFALOLAB SOC SUPPORT
> +M: Jisheng Zhang <jszhang@...nel.org>
> +L: linux-riscv@...ts.infradead.org
> +S: Maintained
> +F: Documentation/devicetree/bindings/riscv/bouffalolab.yaml
> +F: Documentation/devicetree/bindings/serial/bouffalolab,uart.yaml
I don't think you need to add YAML bindings here, because
get_maintainers.pl will find the maintainers listed inside the files.
Regards,
Samuel
> +F: arch/riscv/boot/dts/bouffalolab/
> +F: drivers/tty/serial/bflb_uart.c
> +
> RISC-V MICROCHIP FPGA SUPPORT
> M: Conor Dooley <conor.dooley@...rochip.com>
> M: Daire McNamara <daire.mcnamara@...rochip.com>
Powered by blists - more mailing lists