[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <CAHTX3dJ2_0AZ+rVyRTSJt40P7NzWrWDbGXnZPN-5au1jViA-JA@mail.gmail.com>
Date: Wed, 30 Nov 2022 17:30:21 +0100
From: Michal Simek <monstr@...str.eu>
To: linux-kernel@...r.kernel.org, monstr@...str.eu, git@...inx.com
Cc: David Heidelberg <david@...t.cz>,
Durga Challa <vnsl.durga.challa@...inx.com>,
Krzysztof Kozlowski <krzk+dt@...nel.org>,
Michael Tretter <m.tretter@...gutronix.de>,
Mounika Grace Akula <mounika.grace.akula@...inx.com>,
Rob Herring <robh+dt@...nel.org>,
Robert Hancock <robert.hancock@...ian.com>,
devicetree@...r.kernel.org, linux-arm-kernel@...ts.infradead.org
Subject: Re: [PATCH] arm64: xilinx: Fix opp-table-cpu
po 16. 5. 2022 v 17:04 odesÃlatel Michal Simek <monstr@...str.eu> napsal:
>
> OPP table name now should start with "opp-table" and OPP entries
> shouldn't contain commas and @ signs in accordance to the new schema
> requirement.
>
> The same change was done by commit c6d4a8977598 ("ARM: tegra: Rename CPU
> and EMC OPP table device-tree nodes"), commit ffbe853a3f5a ("ARM: dts:
> sunxi: Fix OPPs node name") or commit b7072cc5704d ("arm64: dts: qcom:
> qcs404: Rename CPU and CPR OPP tables").
>
> Signed-off-by: Michal Simek <michal.simek@....com>
> ---
>
> arch/arm64/boot/dts/xilinx/zynqmp.dtsi | 2 +-
> 1 file changed, 1 insertion(+), 1 deletion(-)
>
> diff --git a/arch/arm64/boot/dts/xilinx/zynqmp.dtsi b/arch/arm64/boot/dts/xilinx/zynqmp.dtsi
> index f86b92071367..7a332a53815a 100644
> --- a/arch/arm64/boot/dts/xilinx/zynqmp.dtsi
> +++ b/arch/arm64/boot/dts/xilinx/zynqmp.dtsi
> @@ -76,7 +76,7 @@ CPU_SLEEP_0: cpu-sleep-0 {
> };
> };
>
> - cpu_opp_table: cpu-opp-table {
> + cpu_opp_table: opp-table-cpu {
> compatible = "operating-points-v2";
> opp-shared;
> opp00 {
> --
> 2.36.0
>
Applied.
M
--
Michal Simek, Ing. (M.Eng), OpenPGP -> KeyID: FE3D1F91
w: www.monstr.eu p: +42-0-721842854
Maintainer of Linux kernel - Xilinx Microblaze
Maintainer of Linux kernel - Xilinx Zynq ARM and ZynqMP ARM64 SoCs
U-Boot custodian - Xilinx Microblaze/Zynq/ZynqMP/Versal SoCs
Powered by blists - more mailing lists