linux-kernel - RE: [PATCH 6/6] riscv: dts: starfive: Add crypto and DMA node for VisionFive 2

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Date:   Tue, 6 Dec 2022 03:55:27 +0000
From:   JiaJie Ho <jiajie.ho@...rfivetech.com>
To:     Conor Dooley <conor@...nel.org>
CC:     "Conor.Dooley@...rochip.com" <Conor.Dooley@...rochip.com>,
        "robh+dt@...nel.org" <robh+dt@...nel.org>,
        "herbert@...dor.apana.org.au" <herbert@...dor.apana.org.au>,
        "linux-crypto@...r.kernel.org" <linux-crypto@...r.kernel.org>,
        "kernel@...il.dk" <kernel@...il.dk>,
        "davem@...emloft.net" <davem@...emloft.net>,
        "devicetree@...r.kernel.org" <devicetree@...r.kernel.org>,
        "linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>,
        "linux-riscv@...ts.infradead.org" <linux-riscv@...ts.infradead.org>,
        "krzysztof.kozlowski+dt@...aro.org" 
        <krzysztof.kozlowski+dt@...aro.org>
Subject: RE: [PATCH 6/6] riscv: dts: starfive: Add crypto and DMA node for
 VisionFive 2



> -----Original Message-----
> From: Conor Dooley <conor@...nel.org>
> Sent: Friday, December 2, 2022 2:04 AM
> To: JiaJie Ho <jiajie.ho@...rfivetech.com>
> Cc: Conor.Dooley@...rochip.com; robh+dt@...nel.org;
> herbert@...dor.apana.org.au; linux-crypto@...r.kernel.org;
> kernel@...il.dk; davem@...emloft.net; devicetree@...r.kernel.org;
> linux-kernel@...r.kernel.org; linux-riscv@...ts.infradead.org;
> krzysztof.kozlowski+dt@...aro.org
> Subject: Re: [PATCH 6/6] riscv: dts: starfive: Add crypto and DMA node for
> VisionFive 2
> 
> On Thu, Dec 01, 2022 at 06:17:26AM +0000, JiaJie Ho wrote:
> > > -----Original Message-----
> > > From: Conor.Dooley@...rochip.com <Conor.Dooley@...rochip.com>
> 
> In that case, the SoB block should look like:
> 
> Co-developed-by: Huan Feng <huan.feng@...rfivetech.com>
> Signed-off-by: Huan Feng <huan.feng@...rfivetech.com>
> Signed-off-by: Jia Jie Ho <jiajie.ho@...rfivetech.com>
> 
> Similarly for any other patches they may have co-developed :)
> 

I'll add these in the v2.

> If the hardware is always present, why not drop the "disabled" in jh7110.dtsi
> & these two entries marking them as "okay" in the .dts?
> 

Okay, I'll update these too. 
Thanks again for the suggestions.

Best regards,
Jia Jie