[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20221215120016.26611-4-allen-kh.cheng@mediatek.com>
Date: Thu, 15 Dec 2022 20:00:15 +0800
From: Allen-KH Cheng <allen-kh.cheng@...iatek.com>
To: Rob Herring <robh+dt@...nel.org>,
Krzysztof Kozlowski <krzysztof.kozlowski+dt@...aro.org>,
Matthias Brugger <matthias.bgg@...il.com>,
Chun-Jie Chen <chun-jie.chen@...iatek.com>,
Stephen Boyd <sboyd@...nel.org>,
Ikjoon Jang <ikjn@...omium.org>
CC: <Project_Global_Chrome_Upstream_Group@...iatek.com>,
<angelogioacchino.delregno@...labora.com>,
<devicetree@...r.kernel.org>,
<linux-arm-kernel@...ts.infradead.org>,
<linux-kernel@...r.kernel.org>,
<linux-mediatek@...ts.infradead.org>,
Chen-Yu Tsai <wenst@...omium.org>,
Allen-KH Cheng <allen-kh.cheng@...iatek.com>
Subject: [PATCH 3/4] dt-bindings: arm: mediatek: Add missing power-domains property
The "mediatek,mt8192-scp_adsp" binding requires a power domain to be
specified.
Fixes: 4a803990aeb1 ("dt-bindings: ARM: Mediatek: Add new document bindings of MT8192 clock")
Signed-off-by: Allen-KH Cheng <allen-kh.cheng@...iatek.com>
---
.../arm/mediatek/mediatek,mt8192-clock.yaml | 17 +++++++++++++++++
1 file changed, 17 insertions(+)
diff --git a/Documentation/devicetree/bindings/arm/mediatek/mediatek,mt8192-clock.yaml b/Documentation/devicetree/bindings/arm/mediatek/mediatek,mt8192-clock.yaml
index b57cc2e69efb..cbedef114103 100644
--- a/Documentation/devicetree/bindings/arm/mediatek/mediatek,mt8192-clock.yaml
+++ b/Documentation/devicetree/bindings/arm/mediatek/mediatek,mt8192-clock.yaml
@@ -40,6 +40,9 @@ properties:
reg:
maxItems: 1
+ power-domains:
+ maxItems: 1
+
'#clock-cells':
const: 1
@@ -49,11 +52,25 @@ required:
additionalProperties: false
+allOf:
+ - if:
+ properties:
+ compatible:
+ contains:
+ enum:
+ - mediatek,mt8192-scp_adsp
+ then:
+ required:
+ - power-domains
+
examples:
- |
+ #include <dt-bindings/power/mt8192-power.h>
+
scp_adsp: clock-controller@...20000 {
compatible = "mediatek,mt8192-scp_adsp";
reg = <0x10720000 0x1000>;
+ power-domains = <&spm MT8192_POWER_DOMAIN_ADSP>;
#clock-cells = <1>;
};
--
2.18.0
Powered by blists - more mailing lists