lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Wed, 21 Dec 2022 11:44:05 +0800 From: Allen-KH Cheng <allen-kh.cheng@...iatek.com> To: Rob Herring <robh+dt@...nel.org>, Krzysztof Kozlowski <krzysztof.kozlowski+dt@...aro.org>, Matthias Brugger <matthias.bgg@...il.com>, Chun-Jie Chen <chun-jie.chen@...iatek.com>, Stephen Boyd <sboyd@...nel.org>, Ikjoon Jang <ikjn@...omium.org> CC: <Project_Global_Chrome_Upstream_Group@...iatek.com>, <angelogioacchino.delregno@...labora.com>, <devicetree@...r.kernel.org>, <linux-arm-kernel@...ts.infradead.org>, <linux-kernel@...r.kernel.org>, <linux-mediatek@...ts.infradead.org>, Chen-Yu Tsai <wenst@...omium.org>, Allen-KH Cheng <allen-kh.cheng@...iatek.com> Subject: [PATCH v2 4/6] soc: mediatek: pm-domains: Add ADSP power domain data for MT8192 Add ADSP pm-domains (mtcmos) data for MT8192 SoC. Signed-off-by: Allen-KH Cheng <allen-kh.cheng@...iatek.com> --- drivers/soc/mediatek/mt8192-pm-domains.h | 16 ++++++++++++++++ 1 file changed, 16 insertions(+) diff --git a/drivers/soc/mediatek/mt8192-pm-domains.h b/drivers/soc/mediatek/mt8192-pm-domains.h index b97b2051920f..19e58f0ca1df 100644 --- a/drivers/soc/mediatek/mt8192-pm-domains.h +++ b/drivers/soc/mediatek/mt8192-pm-domains.h @@ -287,6 +287,22 @@ static const struct scpsys_domain_data scpsys_domain_data_mt8192[] = { .sram_pdn_bits = GENMASK(8, 8), .sram_pdn_ack_bits = GENMASK(12, 12), }, + [MT8192_POWER_DOMAIN_ADSP] = { + .name = "adsp", + .sta_mask = BIT(22), + .ctl_offs = 0x0358, + .sram_pdn_bits = GENMASK(8, 8), + .sram_pdn_ack_bits = GENMASK(12, 12), + .ext_buck_iso_offs = 0x039C, + .ext_buck_iso_mask = BIT(2), + .bp_infracfg = { + BUS_PROT_WR(MT8192_TOP_AXI_PROT_EN_2_ADSP, + MT8192_TOP_AXI_PROT_EN_2_SET, + MT8192_TOP_AXI_PROT_EN_2_CLR, + MT8192_TOP_AXI_PROT_EN_2_STA1), + }, + .caps = MTK_SCPD_SRAM_ISO | MTK_SCPD_EXT_BUCK_ISO, + }, [MT8192_POWER_DOMAIN_CAM] = { .name = "cam", .sta_mask = BIT(23), -- 2.18.0
Powered by blists - more mailing lists