lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-Id: <167337600119.2164548.8599951480799708349.b4-ty@kernel.org>
Date:   Tue, 10 Jan 2023 12:40:05 -0600
From:   Bjorn Andersson <andersson@...nel.org>
To:     robh+dt@...nel.org, krzysztof.kozlowski+dt@...aro.org,
        sboyd@...nel.org, mturquette@...libre.com, agross@...nel.org,
        neil.armstrong@...aro.org, konrad.dybcio@...aro.org
Cc:     linux-clk@...r.kernel.org, linux-arm-msm@...r.kernel.org,
        linux-kernel@...r.kernel.org, devicetree@...r.kernel.org
Subject: Re: [PATCH v3 0/3] clk: qcom: Add DISPCC driver for SM8550

On Mon, 09 Jan 2023 16:47:21 +0100, Neil Armstrong wrote:
> Add the Display Clock Controller controller based on
> downstream and upstream SM8450 driver.
> 
> 

Applied, thanks!

[1/3] dt-bindings: clock: document SM8550 DISPCC clock controller
      commit: 0960ec915a7531e3a760cf97d523ce2fa90b1412
[2/3] clk: qcom: clk-alpha-pll: define alias of LUCID OLE reset ops to EVO reset ops
      commit: 494162c739775426c8a9ab9cd2056386e9bf6b4c
[3/3] clk: qcom: add SM8550 DISPCC driver
      commit: 90114ca114760315507b218ee1a3b23609d9d2b8

Best regards,
-- 
Bjorn Andersson <andersson@...nel.org>

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ