[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <20230110075628.GA2082@quicinc.com>
Date: Mon, 9 Jan 2023 23:56:28 -0800
From: Guru Das Srinagesh <quic_gurus@...cinc.com>
To: Bjorn Andersson <andersson@...nel.org>
CC: Sibi Sankar <quic_sibis@...cinc.com>,
<krzysztof.kozlowski+dt@...aro.org>, <agross@...nel.org>,
<linux-arm-msm@...r.kernel.org>, <devicetree@...r.kernel.org>,
<linux-kernel@...r.kernel.org>, <robh+dt@...nel.org>,
<konrad.dybcio@...ainline.org>, <robimarko@...il.com>,
<quic_rjendra@...cinc.com>
Subject: Re: [PATCH V6 2/2] firmware: qcom: scm: Add wait-queue handling logic
On Dec 08 2022 16:11, Bjorn Andersson wrote:
> On Thu, Dec 08, 2022 at 12:10:31PM +0530, Sibi Sankar wrote:
...
> > +
> > + err = idr_alloc_u32(&scm->waitq.idr, wq, &wq_ctx_idr,
> > + U32_MAX, GFP_ATOMIC);
>
> PS. Thinking about it further, imagine the firmware people deciding to
> be funny and allocating the wq_ctx in a cyclic fashion. The idr will
> consume all your ram after a while...
Even if wq_ctx is allocated cyclically, say, from 1 to N, only N idrs would
ever be allocated as subsequently there would only be lookups. Could you
elaborate on how we would run out of RAM?
Thank you.
Guru Das.
Powered by blists - more mailing lists